国外有关 CDR 和 PLL 博士论文大集

analog_love · 发表于 2007-7-11 09:06:59

马上注册，结交更多好友，享用更多功能，让你轻松玩转社区。

您需要登录才可以下载或查看，没有账号？注册

x

A multi-gigabit CMOS transceiver with 2x oversampling linear phasedetector
An efficient IO and clock recovery design for terabitintegrated circuits
CHANNEL LIMITED HIGH SPEED LINKS MODELING ANALYSIS ANDDESIGN

[ 本帖最后由 analog_love 于 2007-7-11 09:13 编辑 ]

analog_love · 发表于 2007-7-11 09:16:54

CLOCK AND DATA RECOVERY CIRCUITS
Design and Implementation of aHighly_Integrated Low_PowerCMOSFrequencySynthesizer fo an indoorWirelessWideband_CDMADirect_ConversionReceiver.pdf
Design of high-performance VCOs for communications

[ 本帖最后由 analog_love 于 2007-7-11 09:21 编辑 ]

analog_love · 发表于 2007-7-11 09:22:53

High-speed clock and data recovery circuits for random non-return-to-zero data.pdf

analog_love · 发表于 2007-7-11 09:23:43

Low power, low phase noise CMOS ring oscillators.part1.rar

[ 本帖最后由 analog_love 于 2007-7-11 09:25 编辑 ]

analog_love · 发表于 2007-7-11 09:26:47

Optical signal regeneration in high-speed fiber-optic communication networks..pdf

analog_love · 发表于 2007-7-11 09:28:06

Receiver ndrego_mthesis

analog_love · 发表于 2007-7-11 09:38:03

Clock multiplier unit and clock data recovery circuit for 10Gbs broadband communication in 0.18mum CMOS

[ 本帖最后由 analog_love 于 2007-7-11 09:48 编辑 ]

lxc531 · 发表于 2007-7-11 09:43:45

analog_love · 发表于 2007-7-11 09:53:17

LowPhaseNoiseLowTimingJitterDesignTechniquesforDelay CelBasedVCOsandFrequency Synthesizers.pdf

analog_love · 发表于 2007-7-11 09:55:06

LowPowerLowJitterOnChipClockGeneration.pdf

国外有关 CDR 和 PLL 博士论文大集

马上注册，结交更多好友，享用更多功能，让你轻松玩转社区。

相关帖子

站长推荐 /1