I am looking for books related systemverilog for design and verification. Can you please point me some books? If you have below one please please me also.
Rtl Modeling With Systemverilog for Simulation and Synthesis: Using Systemverilog for Asic and Fpga Design