在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 1117|回复: 0

[招聘] 【英伟达上海招聘】Methodology Engineer

[复制链接]
发表于 2017-11-7 16:47:16 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
社招职位,请2018届应届毕业生勿投!
简历发送邮箱:nahu@nvidia.com
咨询QQ: 2604987025
电话: 021-61041985

We are nowlooking for a Methodology Engineer
SOC设计流程优化,涉及flow及工具开发,要求熟悉ASIC design流程,C++良好,熟悉一种脚本语言即可。

The NVIDIA System-On-Chip (SOC) group is looking for aCAD/EDA programmer with an interest in developing the Padring design flow for acomplex GPUs and SOCs. The ideal candidate for this position needs to has astrong programming skills as well as a broad ASIC and DFT knowledge.


What you’ll be doing:

·
Be responsible forall aspects of the padring methodology work which includes maintaining existingpadring RTL generation flow

·
Providing supportto the padring designers and DFT team, and owning the creation, implementation,and verification of the next-generation padring generation flow

·
Interfacing withcross functional teams, such as  :  Physical Design, CAD, Package Design, DFT SOCDesign System/Platform architecture , library memory and IO teams to understandthe padring design

What we need to see:

·
BS or MS(preferred) in EE/CE/CS.

·
Strong coding skillskin Perl ,TCL,C /C++

·
Understand ASICdesign/implementation flow

·

·
Fluent English(both written and spoken) and excellent communication skills to   

interface with many groups and build consensus

·
Good team workspirit, easy to cooperate with team members

·
Prior experience infloor planning and board level is a plus.

·
Prior experience inimplementing System-On-Chip is a plus

·
Prior experience inRTL build and design automation is a plus

您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条


小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-12-23 02:48 , Processed in 0.018794 second(s), 7 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表