在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 7798|回复: 51

[资料] 【Artech house】CMOS RFIC Design Principles

[复制链接]
发表于 2017-6-29 23:00:17 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
[Robert_Caverly]_CMOS_RFIC_Design_Principles.pdf (11.01 MB, 下载次数: 702 )
Robert Caverly
Contents
Preface xiii
Acknowledgments xiv
CHAPTER 1
Introduction 1
1.1 Historical Perspective and Background 1
1.1.1 A (Very) Brief History 1
1.1.2 Basic Communication System Architectures 8
1.1.4 Multiple Users 16
1.2 Review of System Fundamentals 17
1.2.1 System Gain 17
1.2.2 System Noise Figure 18
1.2.3 System Nonlinearities 30
1.2.4 Link Budget 39
1.3 Introduction to the Book 43
References 46
Selected Bibliography 47
CHAPTER 2
CMOS Integrated Circuit Fundamentals 49
2.1 Review of CMOS Technology 49
2.1.1 The CMOS Physical Structure 49
2.1.2 Technology Scaling 51
2.2 The MOSFET 52
2.2.1 The Basic n-Channel MOSFET 52
2.2.2 The Basic p-Channel MOSFET 55
2.2.3 Design Note: dc characteristics 58
2.2.4 Basic MOSFET RF Equivalent Circuit Model 58
2.2.5 Advanced MOSFET RF Equivalent Circuit Model 61
2.2.6 Linear Operation of the MOSFET 70
2.3 MOSFET Weak Inversion and Accumulation Operation 74
2.3.1 Accumulation Mode 74
2.3.2 Weak Inversion–Subthreshold Operation 76
2.3.3 MOSFET Variable-Voltage Capacitors 79
2.4 Review of S-Parameters 81
2.5 SPICE Modeling of CMOS RF Circuits 85
2.5.1 SPICE Level 3 85
vii2.5.2 BSIM Parameters 86
References 87
Selected Bibliography 89
CHAPTER 3
The Passive Components 91
3.1 Capacitors 91
3.1.1 Metal-Insulator-Metal Capacitors 91
3.1.2 RFIC Capacitance RF Equivalent Circuit Model 94
3.1.3 Concept of Top/Bottom Plate 95
3.1.4 Modeling Example 96
3.2 Inductors 98
3.2.1 On-Chip Inductor Types 98
3.2.2 Planar Spiral Inductor RF Equivalent Circuit Model 102
3.2.3 Reduction of Inductor Parasitics 103
3.2.4 Modeling Example 105
3.2.5 Transformers 107
3.2.6 Transmission Lines and Equivalents 115
3.3 Interconnections 116
3.3.1 Simple RC Models 117
3.3.2 Transmission Line Models 118
3.4 RF Microelectrical Mechanical Systems 119
3.4.1 Basic Types and Operation 120
3.4.2 Actuation Voltage 120
3.4.3 MEMS Switches 122
3.4.4 MEMS Resonators 124
3.4.5 MEMS Reliability and Packaging 125
3.5 Basic Packaging 126
3.5.1 Anatomy of an RF Package 126
3.5.2 Bond Wire Inductance 128
3.5.3 Package and Pad Capacitance 128
3.5.4 Thermal Properties—Thermal Resistance 128
3.6 RFIC Grounding and Signal Isolation 131
3.6.1 The Grounding Problem 131
3.6.2 Ground and Isolation Improvements 133
References 136
Selected Bibliography 138
CHAPTER 4
Small-Signal MOS Amplifiers for RF 139
4.1 Basic Amplifying Structure 139
4.1.1 Single FET with Generalized Load 139
4.1.2 Amplifier Loading 147
4.1.3 Effect of Parasitics 151
4.1.4 Basic Behavioral Model 155
4.2 Improvements to the Basic Amplifying Structure 155
4.2.1 Cascode Circuits 155
viii Contents4.2.2 Multigate Finger layouts 158
4.2.3 Differential Amplifiers 160
4.2.4 Current Reuse 163
4.2.5 Input/Output Impedance Modeling Example 165
4.3 Amplifier and On-Chip Biasing 168
4.3.1 Current Mirror Structures 169
4.4 Amplifier Matching 179
4.4.1 Classic LC 179
4.4.2 Inductive Matching: Source Degeneration 180
4.4.3 Example of LC Matching 183
4.4.4 Frequency Agile Matching 184
4.5 Low-Noise Amplifiers 190
4.5.1 Noise Modeling for LNAs: Common Source LNA 190
4.5.2 Noise Modeling for LNAs: Common Gate LNA 194
4.5.3 Modeling Example 198
4.5.4 Stability Considerations in MOS RFIC Amplifiers 200
References 201
Selected Bibliography 202
CHAPTER 5
Ancillary CMOS Circuits and Measurements 203
5.1 Ancillary CMOS RFIC Circuits 203
5.1.1 Negative gm Circuits (Q-Enhancement) 203
5.1.2 Source Follower 206
5.1.3 Simple Automatic Gain Control Circuits 207
5.2 Ancillary Passive CMOS RFIC Circuits 213
5.2.1 Generation of dc from Applied RF Power 213
5.2.2 Active Inductor Circuits 216
5.3 Tuned Amplifiers 218
5.3.1 LC Tuned Filters 219
5.3.2 SAW Filtering 227
5.3.3 Polyphase Filters 227
5.4 Measurement Concepts 230
References 232
Selected Bibliography 234
CHAPTER 6
CMOS Oscillator Circuits 235
6.1 Review of General Feedback Principles 236
6.1.1 General Feedback Systems 236
6.1.2 Gain/Phase Margins 237
6.1.3 Reactance Oscillators 238
6.1.4 Classic Reactance Oscillator Circuits 243
6.2 Fixed-Frequency Oscillators 245
6.2.1 Single-Stage Amplifier with LC Tank Load 245
6.2.2 Feedback Cascade of Two Amplifiers 247
6.2.3 Negative Gm Perspective 250
Contents ix6.2.4 Coarse Frequency Control 251
6.2.5 Oscillator Design Specifications: Voltage Swing and Q 252
6.2.6 Modeling/Design Example 253
6.2.7 Mechanical-Based Oscillators 257
6.3 Ring Oscillator 261
6.3.1 Basic CMOS Inverter and Ring Oscillator 261
6.3.2 Single/Differential Ring Oscillators 263
6.4 Voltage Control of Oscillators 264
6.4.1 Location in the Tank Circuit 264
6.4.2 Variable Capacitance Devices 267
6.4.3 Voltage Control of Ring Oscillators 268
6.4.4 VCO Design Example 269
6.5 Oscillator Phase Noise and Estimation 270
6.5.1 LC Tank Phase Noise 272
6.5.2 Ring Oscillator Phase Noise 275
6.5.3 VCO Control Line Phase Noise 276
6.5.4 PN Example Calculation 276
References 278
Selected Bibliography 279
CHAPTER 7
CMOS Mixer Circuits 281
7.1 General Mixer Concepts 281
7.1.1 Terminology 281
7.1.2 Ideal Passive Mixers—Weak Nonlinearity 284
7.1.3 Ideal Active Mixers—Switching or Multiplying Mixers 285
7.1.4 Single- and Double-Balanced Mixers: General Definitions 287
7.2 Single MOS Mixer Topologies 288
7.2.1 Conceptual MOSFET Mixer (VGS
− VT) 288
7.2.2 Transconductance Mixer 290
7.2.3 Resistive Mixer 293
7.2.4 Design Example: Transconductance Mixer 295
7.3 Balanced MOSFET Mixers 297
7.3.1 Single Balanced Mixer 300
7.3.2 Double Balanced Mixer 301
7.3.3 Mixer Noise 304
7.3.4 Design Example: Single Balanced Mixer 307
7.3.5 Mixer Nonlinearities 310
7.3.6 Mixer Summary 311
7.4 Image Rejection Circuit Topologies 311
7.4.1 Architectures 312
7.5 I/Q Mixer Topologies 318
7.5.1 Architectures 318
References 320
Selected Bibliography 321
x ContentsCHAPTER 8
CMOS PLLs and Frequency Synthesizers 323
8.1 Introduction to the Phase Lock Loop 323
8.1.1 Definitions and Basic Operation 323
8.1.2 Phase Detection and Phase-Frequency Detection 326
8.1.3 Loop Filters 334
8.1.4 PLL Noise Behavior 346
8.1.5 PLL Behavioral Modeling 349
8.2 Frequency Synthesis 352
8.2.1 PLL-Based Synthesizers 352
8.2.2 Direct Digital Synthesis 360
References 366
Selected Bibliography 367
CHAPTER 9
CMOS Power Amplifiers 369
9.1 Review of Amplifier Terms 369
9.1.1 Linear 370
9.1.2 Nonlinear 371
9.2 Transconductance Amplifiers 373
9.2.1 Conduction Angle 375
9.2.2 Class A and B Design Examples 383
9.3 Switching Amplifiers 388
9.3.1 Class E Amplifiers 389
9.3.2 Class F Amplifiers 397
9.4 Other Amplifiers 401
9.4.1 Distributed Amplifiers 401
9.4.2 Kahn and Doherty Structures 406
9.5 Amplifier Linearizers 409
9.5.1 Basic Amplifier Linearization 410
9.5.2 Predistortion Linearizers 411
9.5.3 Feed-Forward Linearizers 412
References 414
Selected Bibliography 415
发表于 2017-6-30 10:38:32 | 显示全部楼层
谢谢分享
发表于 2017-6-30 12:17:16 | 显示全部楼层
谢谢提供
发表于 2017-6-30 13:34:27 | 显示全部楼层
Thanks
发表于 2017-6-30 15:33:17 | 显示全部楼层
发表于 2017-6-30 16:10:24 | 显示全部楼层
good to read it
发表于 2017-6-30 16:28:42 | 显示全部楼层
老书了,论坛早已有
发表于 2017-6-30 20:45:58 | 显示全部楼层
Thanks
发表于 2017-7-1 05:24:14 | 显示全部楼层
回复 2# jyhking


    好书 看看
发表于 2017-7-1 07:21:14 | 显示全部楼层
Thank you so much
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条

×

小黑屋| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-5-7 13:11 , Processed in 0.033811 second(s), 7 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表