在线咨询 切换到宽版
eetop公众号 创芯大讲堂 创芯人才网

 找回密码
 注册

手机号码,快捷登录

手机号码,快捷登录

搜全文
查看: 1063|回复: 0

[招聘] 【AMD社招】Front-End Integration Engineer

[复制链接]
发表于 2017-2-10 16:15:06 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

×
AMD超威半导体上海研发中心招聘 Sr. /MTS Engineer for Front-End integration;请有
意向者将简历发送到 Maggie1.Zhang@amd.com 以及 Cherry.Zhang@amd.com
Responsibility:
o Integrate functional IPs into SoC per architectural requirement.
o Develop RTL code for macro blocks in Verilog HDL and make sure functional co
rrect and reusable for different configuration.
o Participate in making functional/technology based chip targets in timing, ar
ea, power. Develop timing constraint, power intent spec accordingly.
o Synthesis and deliver qualified netlist, cowork with PD to settle chip floor
plan and achieve timing closure.

Requirement:
o Major in EE, CS or related, Master Degree with 3+ years or Bachelor with 5+
years working experiences in ASIC Company.  
o Familiar with one or more ASIC flows (logic synthesis, STA, formality check,
Design for Power ) and usage of related EDA tools.
o Familiar with script languages ((tcl, perl etc.) in unix/linux.
o Familiar with IO analog macro knowledge is a plus
o Good problem solving and communication skills
o Good written and spoken English.
o Good communication skills and be able to work both independently and in a team.
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

手机版| 小黑屋| 关于我们| 联系我们| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2025-9-16 16:30 , Processed in 0.117045 second(s), 3 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表