|
马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。
您需要 登录 才可以下载或查看,没有账号?注册
x
Hi, everyone.
Could anyone help to give a discussion about comparator offset, propagation delay, and hysteresis related to comparator design?
1. Offset is defined as the input difference when the output changes at the comparator input difference becomes larger than zero.
2. The propagation delay is defined as the average of rising propagation delay time and falling propagation delay time. The rising or falling propagation time is the time difference between the mid-value between VOH and VOL and the mid-value between VIH and VIL when applying a step input signal to one node and keeping the other input node in VCM. And the propagation delay is positive proportional of input difference. If the step value is larger than the comparator resolution, the propagation time becomes smaller without slew rate limitation.
3. The hysteresis is defined the difference between two different input threshold voltages, Vtrip+ and Vtrip- in a noisy environment. |
|