在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
12
返回列表 发新帖
楼主: rfham

[求助] 2.4G LNA工作不正常,敬请高手指点

[复制链接]
发表于 2016-11-6 11:58:34 | 显示全部楼层
thanks
发表于 2018-9-23 17:36:46 | 显示全部楼层
非常謝謝
 楼主| 发表于 2018-9-26 17:05:58 | 显示全部楼层
回复 8# vint019

I have some questions about the LNA standalone design with input and output match to 50Ohm, here is my design flow.
1)
Under power constraints, I just limit the current to 5mA, and I can got the MOS FET width. As I know, gmoverid about 10 if VGS close to the Vth. Then I can got the gm about 50ms.
2)
Inductor Ls provide the resistive part of input impedance. Ls have less relationship with Yopt = Ropt + Xopt, and I can find one Ls and make the input impedance real part  Rin equal to the Ropt.
3)
Then I can find one gate inductor Lg, to make the Xopt = X*in(conjugate of image part of input impedance), after the source match to the Rin + j Xin, the noise figure reach to the minimum Nfmin.
4)
Now I just to match the 50Ohm port to the impedacne in step 3), and S11 now is matched.
Question:
1)
if make LNA output match to 50Ohm, find the S12< -35dB, reverse isolation is good,  but output match still affect input, how to make output and input match to 50 at the same time?
2)
In real engineering design, what’s the design start point? NF? Gain or current?
3)
What  time to check the stability factor KF and B1f? I find is use the ideal Ld to simulate, the circuit sometime unstable.
发表于 2018-9-26 18:54:08 | 显示全部楼层
  厉害  厉害  谢谢分享
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条


小黑屋| 手机版| 关于我们| 联系我们| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2025-1-20 22:52 , Processed in 0.024632 second(s), 18 queries , Gzip On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表