在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
EETOP诚邀模拟IC相关培训讲师 创芯人才网--重磅上线啦!
查看: 2317|回复: 7

[资料] LRDIMM资料

[复制链接]
发表于 2016-3-2 19:53:26 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
LRDIMM-vs-RDIMM--Signal-integrity--capacity--bandwidth.pdf (556.4 KB, 下载次数: 58 )

Basics-of-LRDIMM.pdf (398.45 KB, 下载次数: 47 )
发表于 2016-3-3 10:06:45 | 显示全部楼层
绝好的资料啊!
 楼主| 发表于 2016-3-3 19:24:53 | 显示全部楼层
回复 2# web_miner

LRDIMM(Load-Reduced DIMM,低负载DIMM)
LRDIMM通过使用新的技术和较低的工作电压,达到降低服务器内存总线负载和功耗的目的,并让服务器内存总线可以达到更高的工作频率并大幅提升内存支持容量。
相对于通常的Unbuffered DIMM,服务器使用的Registered DIMM通过在内存条上缓冲信号并重驱动内存颗粒来提升内存支持容量,而LRDIMM内存通过将当前RDIMM内存上的Register芯片改为一种iMB(isolation Memory Buffer)内存隔离缓冲芯片来降低内存总线的负载,并相应地进一步提升内存支持容量。相比于通常的RDIMM,Dual-Rank LRDIMM内存的功耗只有其50%,Quad-Rank LRDIMM也能低到其75%。
目前,典型的Nehalem-EP处理器可以支持3个内存通道,每个内存通道最多支持3个RDIMM,而改用LRDIMM内存之后,同样的系统可以每通道支持到9个DIMM,内存容量提升到原来的三倍。
 楼主| 发表于 2016-3-17 20:24:58 | 显示全部楼层
回复 2# web_miner


   What is LR-DIMM or LRDIMM ?

Today, using RDIMMs, a typical server system can accommodate up to three quad-rank 16GB RDIMMS per processor. However, that same system can support up to nine quad-rank 16GB LRDIMMS per processor, pushing the memory capacity from 48GB to 144GB.

Load reduced DIMM (LRDIMM) is another new memory technology in development. Designed with a buffer chip (or chips) to replace the register to help minimize loading, the LRDIMM is targeted to increase overall server system memory capacity and speed using a memory buffer chip or chips as opposed to a register.

发表于 2016-3-22 10:03:55 | 显示全部楼层
好资料
 楼主| 发表于 2016-3-23 14:54:51 | 显示全部楼层
回复 5# hackerqiu


   LRDIMM is Load Reduced with high fan-out and bi-directionally buffers

All lines are buffered. The LRDIMM (Load Reduced DIMM) works very similar to a Registered DIMM. It buffers the address and control signals through register logic. It re-drives the clock through Phase Lock Loop. The difference is that it also buffers the data lines through bi-directional drivers. This way, all the signal lines are truly 揻ully buffered� in the parallel fashion.

发表于 2019-7-9 16:27:43 | 显示全部楼层
谢谢。。。。。。。。。。。。。。
发表于 2019-11-1 11:24:55 | 显示全部楼层
还不错哦
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条


小黑屋| 手机版| 关于我们| 联系我们| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2025-1-12 17:15 , Processed in 0.025055 second(s), 7 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表