在线咨询 切换到宽版
eetop公众号 创芯大讲堂 创芯人才网

 找回密码
 注册

手机号码,快捷登录

手机号码,快捷登录

搜全文
查看: 1631|回复: 0

[招聘] AMD热招Sr ASIC verification Methodology engineer

[复制链接]
发表于 2016-1-28 11:43:02 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

×

Job Responsibilities:

•
Develop infrastructure platform system for SOC/IP level chip design verification.

•
Develop ASIC design & verification infrastructure library and flow to help design & verification engineers to accomplish targets.

•
Research on architecture & design & verification perspective; closely working with AMD function teams to develop new verification methodology and flow.

Job Requirements:

•
Major in EE, CS or related, Master Degree or Bachelor with 3+ years working experience

•
Familiar with Linux Environment (including command shell scripting)

•
Skillful at script language like Ruby, Perl, Python or Tcl

•
Be good at C/C++ programming

•
Be versatile in any one of the verification methodology like UVM as well as knowledge of industry standard tools for verification is a plus

•
Excellent communication skills (both written and oral)

•
Strong problem solving skills

•
Good knowledge on verification methodology

有意者请将简历发送至maggie1.zhang@amd.comnicole.yu@amd.com,标题请注明应聘职位

您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条

手机版| 小黑屋| 关于我们| 联系我们| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 ) |网站地图

GMT+8, 2025-10-23 02:54 , Processed in 0.028112 second(s), 7 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表