在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 1885|回复: 1

[招聘] Cadence上海和深圳2015年12月AE/Sales热招职位

[复制链接]
发表于 2015-12-16 14:31:28 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
Cadence上海和深圳2015年12月AE/Sales热招职位如下:

欢迎有意向的童鞋发送简历至:365770630@qq.com
QQ:3657706301. Senior Account Executive I -- Shanghai

Position Description:

 Building a healthy pipeline of new business opportunities
 Qualifying and closing business to meet with sales target
 Fortressing & growing market share in existing accounts
 Winning new logos and gain market segment share in new accounts
 Developing relationships with key stakeholders at all levels within clients
 Examining Market and proactively generating new opportunities
Position Requirements:
 Bachelor or above degree in electronics related major
 At least 4 years related sales experience, especially software sales or project-driven salespreferred;
 Enterprise and geography sales experience
 Consistent over-achiever
 Deep understanding of the semiconductor design chain and ecosystem
 Self-motivated, good in communication and presentation.

2. Principal Application Engineer-数字后端 -- Shanghai

Position Description:

 To provide key technical support in digital IC design implementation, productdemonstration, and sales presentations.
 To demonstrate strong ability and to be hands-on in RTL-to-GDSII design methodology,including both challenging low power and high performance designs.
 Have real design experience including floorplan and partition, place/route, STA timingclosure, Physical verification, Power analysis.
 Assist in technical evaluation, assessment and delivery of concurrent ASIC/SoC designs.
 To play a leading role among other team members, while receive little instruction onroutine and general assignments.
Position Requirements:
 A bachelor's degree is essential and 3
+ years’ experience in IC design, electronicengineering or computer science applications.
 Ability to understand and articulate technical issues, (and knowledge of) designproducts and their applications.
 Requires working knowledge of one or more programming languages, and effectivecommunication and soft skills.
 An MS degree and/or working experience in multi-nation IC design house/or familiarwith EDI product is a plus.

3. Senior AE Manager-Tensilica IP -- Shanghai

Position Description:

 As the manager of the APAC Tensilica IP Field Applications Engineering (FAE)Team, you will be responsible for driving technical and business campaign successwith industry leading semiconductor and system companies. You will lead an IP AEteam whose
role is to understand Cadence’s end customer’s IP needs and providefront line technical support in Pre-Sales and Post-Sales process. Strong managementskills are required with a proven track record of recruiting top talent while retainingand developing existing talent. Intimate knowledge of the SoC development process,particularly as it relates to embedded cores and DSPs is a must.The ideal candidate will:
 Be process orientated, and drive a high performance team culture
 Be a team player with strong problem solving and leadership skills
 Have strong customer facing skills to be able to establish technical & managementcredibility with the key technical decision makers
 Champion the customer needs and work with R&D and Marketing to developcompetitive and creative technical solutions to win campaigns
 Be a key contributor driving product roadmap direction for our next generationproducts
 Have significant experience with complex SoC architecture and development flows
 Have experience and/or knowledge of one or more of Digital Audio, DSP, imagingor computer vision technologies.
 Knowledge of embedded processor or DSP architectures

Previous experience with Tensilica’s Xtensa processor core or derivatives is highlydesirable
 Experience with DSP architectures desirable (ARM, MIPS, CEVA,Internal) –including architectural, software or HW/Debug related
 Experience of embedded software process for DSP development is beneficial,particularly for embedded DSP core architectures
 Possess excellent communication, presentation, and interpersonal skills
 The role requires a strong technical background in SoC design flow fromArchitecture, Software development and debug, through to implementation.Experience with system architecture, and/or software or algorithm development intarget markets highly desirable.
Position Requirements:
 BS degree in Electrical Engineering/Computer Science or related field
 At least 10+ years of SoC and/or embedded software or DSP algorithm designexperience

4. Lead Application Engineer for CIC/AMS-Shen Zhen

Position Description:
 Provide technical support for Cadence Custom IC front to back design flow. Mainlyfocus on analog/RF/mixed-signal circuit simulation products support.
 Has thorough understanding of library characterization for stand cell/IO circuit, preferto have memory design experience.
 Work with R&D to develop and validate state of art simulation, and librarycharacterization solution to meet advance nodes design request.
 Support sale to address customers' technical demand to propose and deliver valueposition for maximizing business opportunities.
 Conduct Cadence Virtuoso products demonstration, presentation, workshop andbenchmark to address the customer's technical concerns.
 Provide post-sales support such as products training, software environment maintain,products usage guide to assure customer satisfaction and nurture future salespotentials.
 Ability to openly exchange and communicate technical information with peers, groupmanagement, and customers.
Position Requirements:
 Bachelor's degree majoring in electronic engineering or computer scienceapplications, with 5+ years design experience in analog IC design.
 Mater degree and/or working experience in multi-nation IC design house is preferred.
 Strong verbal and written skills in English are required.
 Have good communication skill and teamwork spirit.



5. Principal Application Engineer-Shen Zhen

Position Description:
 Work closely with the Sales team to identify and scope opportunities for CadenceEmulation and Acceleration products.
 Plan, execute and manage key technical evaluations and benchmark with existingand potential customers.
 Train, ramp-up and accompany customer project.
 Conduct basic and advanced trainings, presentations and demos as necessary.
 Providing technical expertise to address clients’ queries, which need expertinvolvement.
 Aligned closely with corporate engineering and sales/marketing team on customerrequirement for product direction/improvement.
Position Requirements:
 4~6 years’ experience in the following areas:
 HW verification with knowledge of System Verilog/VHDL and HDL simulators
 FPGA prototyping project experience is a must
 Experience with hardware emulator or accelerator is a big advantage
 Advanced Verification Methodology like OVM or VMM is a plus
 Knowledge of Unix and Linux is highly desired
 Strong verbal and written communication skills in English
 Strong teamwork skills with good human relationship

 楼主| 发表于 2015-12-22 15:49:43 | 显示全部楼层
职位有空缺,欢迎有意向的童鞋们投啊。
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条


小黑屋| 手机版| 关于我们| 联系我们| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2025-1-9 22:10 , Processed in 0.026907 second(s), 10 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表