ASIC video soc

jj_seu · 发表于 2015-8-23 14:35:36

马上注册，结交更多好友，享用更多功能，让你轻松玩转社区。

您需要登录才可以下载或查看，没有账号？注册

x

ASIC Engineer of SOC and Video system
简历
发
芯得 boss@hi-talent.com
Requirements

1. BS or above in microelectronics, electrical engineering or equivalence
2. 3~5 year experience of ASIC EDA tool and front-end design/coding. Video chipexperience is preferred.
3. Must have one of following EDA tool experience
a) STA, low power, DFT, synthesis
4. Must have one of following design/coding experience, video related ispreferred
a) IP level micro-architecture definition, RTL design, co-work withverification owner
5. Nice to have experience of chip level clock/reset structure definition, lowpower partition definition
6. Good team work and communication skill (both in Chinese and English).

Responsibility

The candidate will be working on one of following items
1. SOC architecture definition and coordination including clock/reset structuredefinition, low power partition definition, etc.
2. Full chip timing closure, work closely with backend for tape out sign off
3. Define UPF/CPF, verify low power structure base on RTL or NETLIST level
4. Understand DFT/synthesis flow, provide necessary support
5. Video or processor related IP level micro-architecture definition, RTLdesign, co-work with verification owner