马上注册，结交更多好友，享用更多功能，让你轻松玩转社区。
您需要 登录 才可以下载或查看，没有账号？注册
x
本帖最后由 ariabell 于 2015-7-16 14:36 编辑
Synopsys上海、北京、深圳多地急招售后技术支持~ 欢迎投递简历到jobs-china@synopsys.com Job Title：Sr CAE-售后技术支持
Location：上海/北京/深圳 Job description Are you a creative, highly motivated individual with a passion for“doing it right”? Do you thrive in an environment where delivering customer satisfaction “goes without saying”? As a Subsystem Implementation CAE in the Solutions Group at Synopsys, you will be responsible for the successful implementation of IP Subsystems involving both digital controller and mixed signal physical layer IPs selected from our broad portfolio of interface IP. You will also work closely with Marketing and R&D teams to collaborate on IP customizations, integration, verification and implementation of IP Subsystems. You will analyze and resolve complex Subsystem usage/implementation issues and provide timely, accurate technical guidance to customers. You will also be responsible for contributing to the authoring of the associated Subsystem documentation such as user guides,application notes and white papers that promote the Subsystems' ease of use, or address specific challenges in its implementation. You will have regular contact with external customers and internal contacts across cross-functional teams. Occasional travel will be required.
Requirements ·Lead and/or assist with implementation of complex IP subsystems including the design additional blocks as necessary to meet with the design specification. ·Hands-on RTL design and coding of additional functional logic blocks. ·Debug designs in simulation, emulation and silicon. ·Participate in design specification, verification plan, code and coverage reviews. ·Proactively engaging with customers during integration and silicon debug.
Education and Experience
·Bachelors and/or Master’s Degree in Electrical and/or Electronic Engineering, ComputerEngineering or Computer Science.
·Minimum of 5 years relevant experience in ASIC/SoC front-end design including RTL coding in Verilog, logic and clock tree synthesis, static timing analysis,equivalence checking.
·Full understanding of digital design methodologies and tools including formal verification.
·Domain knowledge of one or more of the following protocols: oDDR - DDR3, DDR4, LPDDR2, LPDDRR3 oPCI Express – Gen2, Gen3 oUSB – 2.0, 3.0
·Must have experienced at least one ASIC/SoC tape-out from concept to full production.
·Experience with silicon bring-up and silicon debug activities.
·Technically creative, results oriented with the ability to manage multiple tasks efficiently including customer support issues and priorities.
·Strong communication skills and ability to interact with customers as well as peers.
·Adaptability to fast moving, changing environment with constant challenge.
·High degree of self-motivation and personal responsibility.
欢迎投递简历到：jobs-china@synopsys.com;
欢迎关注我们的招聘微信：新思科技招聘。 | 
/1 
eetop公众号
创芯大讲堂
创芯人才网
发表于 2015-7-16 12:07:58
楼主
