book_Phase Locked Loop Synthesizer Simulation

czn

http://www.vonl.com/chips/phaslock.htm



Phase-Locked Loop Synthesizer Simulation
by Giovanni Bianchi
Phase-Locked Loop Synthesizer Simulation describes how to calculate PLL performances by using standard mathematical or circuit analysis programs. Theoretical descriptions are limited to the minimum needed to explain how to perform calculations. Although presented methods of analysis can be implemented with many commercial programs, their description always refers to Mathcad and SIMetrix. Contents:

• Phase-Locked Loop Basics
  • Introduction
  • PLL Working Principles
  • Laplace and Fourier Transforms
  • Definitions
  • Basic properties
  • Transforms of some important functions
  • PLL Transfer Functions
  • PLL stability analysis
  • PLL Order and PLL Type
  • First-Order PLL
  • Second-Order PLL
  • References
• Loop Components
  • Introduction
  • Phase Detector
  • Multiplier as phase detector
  • Phase frequency detector
  • Loop Filter
  • Reference spur filtering
  • Loop filters for voltage output phase detectors
  • Loop filters for charge pump
  • Loop filter scaling
  • VCO
  • Principle of working
  • VCO analysis
  • Phase Noise
  • Pulling and pushing
  • Reference Sources
  • Frequency Dividers
  • Frequency divider phase noise
  • References
• Fractional-N Frequency Divider
  • Introduction
  • Single-Accumulator Fractional Divider
  • Multiple-Accumulator Fractional Dividers
  • Z transform
  • First-order _-_ modulator
  • Higher-order _-_ converters
  • Multiple-accumulator fractional-N phase noise
  • References
• Synthesizer Performance Simulation
  • Introduction
  • Simulation Techniques
  • Phase Noise
  • Definitions
  • Phase noise of PLL synthesizer
  • Modulation of the PLL
  • Modulation of the reference oscillator only
  • Modulation of the VCO only
  • Dual-point modulation
  • Settling Time
  • Lock-in
  • Pull-in
  • Final Note on Circuit-Based Simulation
  • References
• Miscellaneous
  • Introduction
  • PLL Performance Verification
  • Measurement of PLL frequency response magnitude
  • Sampling Phase Detector
  • Multiple-Loop PLL
  • Phase noise of multiple-loop PLL
  • Transients in multiple-loop PLL
  • Variations on double-loop architecture
  • Direct Digital Synthesizer
  • Principle of DDS operation
  • Effects of nonideal components on DDS performance
  • Enhancements of DDS architecture
  • References

Index

bonyou

xiexie LZ.

for your information, this is a scan version.

ocion

sean-jin

thanks for sharing

fanjx

好书好书啊,收藏了

weiqi

it 's a good data
but i have not enough money
thanks of your sharing!!

cnicer

先顶在下 a

surer

dingdingding

surer

太贵了！！！！！！！！！！