在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 1870|回复: 0

[招聘] 内推staff analog ic design (ddr,serdes,io方向)

[复制链接]
发表于 2015-5-14 20:28:03 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
内推, 漕河泾美资公司。有合适者请将简历发到下面邮箱:myicdesign@163.com。谢谢

Job Description:
- Work with analog and ASIC design team for new product development;
- Work closely with layout designer for layout implementation
- Verification of performance requirements using appropriate simulation and verification tools.
- Support test & product team with chip debugging, failure analysis, characterizations and product release efforts.


Qualification Requirements:
-Master degree or above in EE or related field;
-5+ years of experience on analog IC design area; experience of 65nm or 40nm process preferred,
-Familiar with details of product development: design method, design process, CAD tool, design for test, physical design, system applicant
-Strong experience in certain analog blocks design, such as DDR, SerDes, sigma-delta AD/DA, or Temperature Sensor.
-Familiar with CAD tools, such as schematic capture, SPICE simulator (or equivalent transistor level circuit simulator), Virtuoso and Matlab system building;
-Understanding of CMOS process technologies and device physics
-Good language and communication skills in English for both spoken and written;
-Highly organized and self motivated;
-Ability to work well with teammates (locally or remotely) in a fast-paced professional environment.
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-5 21:46 , Processed in 0.042337 second(s), 9 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表