在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 1573|回复: 0

[招聘] RF设计 模拟设计 SOC架构设计 视频架构师 器件工程师 高级数字设计工程师

[复制链接]
发表于 2015-4-15 17:33:48 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
OB TITLE: IC Design Engineer(RF)     急急急急
职位:IC 设计工程师(射频)

JOB DESCRIPTION:
- RF/analog IC design for tuners and receivers for multi-standard TV’s and other wireless systems
-  Design and layout of IC blocks, such as LNA, mixer, VGA/PGA, LPF/BPF, VCO, crystal oscillator,
PLL, ADC and DAC
- Simulation of RF and analog circuits and systems in Spectre/SpectreRF and Matlab
- Testing and characterization of IC blocks and chips in lab, and ATE and field environments
- IC process and package evaluation including device modeling and PDK

QUALIFICATION:
-  2 years or above Experience in RF/analog design with MS or PhD in electric and electronic
engineering;
-  Understanding receiver architectures for multi-standard TV products and other wireless
systems;
- Hands-on experiences in design of IC blocks to chip top levels in deep submicron CMOS
technologies;
- Proficient with simulation tools (Spectre/SpectreRF) and oversight of layout design;
- Demonstrated ability for characterization of block and chip performances in lab and ATE
environments;
- Strong communication skills and also excellence as team player.


JOB TITLE: TM Manager      (SOC 架构方向)急急急急
职位:技术市场经理

JOB DESCRIPTION:

   Marketing survey
1. Collect and study market information, closely track industrial and competitor’s trend  
2. Release market research report
   Product Study
1. Advanced technology on Television Set/STB and WiFi, etc.
2. Competitor’s chip  
3. Relevant industrial specifications
4. Relevant system applications
   NEW product definition
1. Product Requirement Definition (PRD)
2. Product Engineering Specification


QUALIFICATIONS:

  Common requirement
1. Strong ability of
•learning new technologies fast
•analysis, planning, organization, communication and cooperation
•customer relationship developing
2. MSEE with more than 8 years R&D experiences in SOC Design
3. Fluent in English reading, writing and verbal
   Professional requirement
1. The candidate should be a senior SOC Designer ( or System Engineer or Application Engineer)
in digital Television SOC field, and have a deep understanding of digital television/STB markets
2. Specializes in DTV SOC system architecture and key blosks, including
▪ Digital and Anaog frond end
▪ Audeo/video codec
▪ Imagination post-processing
▪ Data and control interface such as DDR2/3, WiFi, Ethernet, HDMI, SD/MMC, I2C, SPI, UART…
▪ Advanced security
3. Familiar with
▪ Android/Linux OS as well as software ecosystem
▪ Network protocol like TCP/UDP/RTP/RTCP/RTSP…  
▪ Multiscreen interactive protocol like DLNA and Miracast…
4. With experience on drafting product engineering spec


JOB TITLE: Video Architecture Engineer        急急急急
职位:视频架构工程师

JOB DESCRIPTION:

- Work in the area of video architecture, algorithm, and software development.
- Develop video/image compression/decompression/processing algorithm, including lossy  and
lossless.
- Build software models for algorithm with C/C++/SystemC, and assist with hardware design and
verification.

QUALIFICATION:
-  Ph. D or MS in signal processing, applied mathematics, computer science, electronic engineering and related discipline with good mathematical knowledge.
-  Strong experience in algorithms development in one or some of the following signal processing
technologies: digital video hardware or software development; image processing/multimedia
design; real-time and embedded system design.
-  Experience in some of related fields: video compression; video decompression; image
compression; image decompression, video processing, image processing, etc.
- Familiar with video codec standards such as MPEG2 / H.264 / HEVC / VP9, etc.
- Strong software skills in C/C++/SystemC.
- Candidates with academic background or ASIC design experience are a big plus to this position.

Key Word:
Video compression, image compression, lossless compression, video codec, video signal processing, image signal processing


JOB TITLE: Senior device Engineer   急急急急
职位:高级器件工程师

Job responsibility:
-  Development/Check/Retarget of SPICE Models related to all CMOS devices available in a PDK
library (MOS, MOSCAP, Inductor, Capacitance, Resistor, Bip, Diode...);
-  Work closely with foundry engineers to validate silicon electrical performance;

Qualification:
-  MS with minimum of 3-5 years experience in semiconductor industry, PhD preferred;
-  Master’s Degree or PhD in a technical field;
-  Minimum of 3-5 years experience in a field related to Semiconductor Device Modeling;
-  Strong fundamental understanding of semiconductor process technology and analysis
methodologies;
-  Familiar with CMOS processes, RF device characterization and IC design;
-  Development of new active and passive devices for RF CMOS technology;
-  Fundamental understanding of SPICE Modeling/CAD/EDA/PDK in general;
-  Good data analysis, problem solving, and communication skills;
-  Self-motivated, inventive, and resourceful;

The following traits are highly valued:
-  Strong experience in simulation tools like Spectre, HSPICE, ELDO, Ultrasim, ... and simulation methodologies;
-  Familiar with Cadence Layout tools, Assura DRC/LVS;
-  Familiar with DC/AC/RF device characterization equipment (LCR meter, oscilloscope, vector network analyzers) and probe-station;
-  Experience with TCAD process and device simulation tools;
-  Proficient in scripting languages Matlab/Python/Perl and experience with the Microsoft Office
programs;
-  Experience with EM Simulation tools (HFSS,...);
-  Basic familiarity with UNIX/Linux;
-  Strong organizational skills, to manage multiple tasks simultaneously and know how to set priorities according to requirements;
-  Excellent verbal and written communication skills;
-  Ability to manage complete projects with very limited supervision.


JOB TITLE: IC Design Engineer          急急急急
职位:IC 设计工程师

JOB DESCRIPTION:
- Module-level architecture definition and design;
- Module-level RTL implementation;
- Simulation/Verification at both module level and system level;
- Module-level synthesis and timing analysis;
- Writing design spec and report;
- FPGA/silicon debug on related modules.

QUALIFICATION:
- MSEE with Minimum 2-year experience on digital IC design
- Solid knowledge on digital IC design
- Strong skills of Verilog RTL coding and simulation
- Hands-on experiences on EDA tools, such as Cadence and Synopsys tools
- Familiar with C language
- Relevant experiences on video display are plus
- Hardworking and self-motivated
- A team player
Key Word: ARM CPU\3D Graphic\DDR3/4\AXI Bus\Display


JOB TITLE: IC Design Engineer   (Analog)
职位:IC 设计工程师(模拟)

JOB DESCRIPTION:
- Design, evaluate and verify high speed CMOS analog circuits.
- Oversee layout and verification activities which include floor plan, LVS and DRC.
- Generate design spec and write design review document
- Engineering lab testing and chip debug

QUALIFICATION:
- MSEE,5 years or above working experience in analog circuit design.
- Good fundamental in device physics, analysis and design of analog / mixed-signal circuits.
- Experience in Verilog, AHDL and/or Matlab.
- Ability to do layout floor plan and provide verification/debugging guidance.
- Solid knowledge of EDA design tools. (Analog artist, spectre, HSPICE and nc-verilog ...)
- Design experience in any of the following areas is preferred: PLL,  high-speed I/O’s, transceiver,  
LV-LP analog design

Key information:
IO、high speed、signal intergrity、PLL、low power、DDR、Memory、Flash-


JOB TITLE: IC Design Engineer   (Digital)
职位:IC 设计工程师(数字)

JOB DESCRIPTION:
- Micro-architecture definition/writing IC design spec;
- RTL coding for logic modules;
- Simulation/Verification of functionalities at both module level and top level;
- Do module level synthesis / timing analysis;
- Writing complete design/verification reports;
- Silicon debug of the related module functionalities;
- Writing test patterns for production tests.

QUALIFICATION:
- MSEE with minimum 2-year experience of digital design experience;
- Experience on SERDES is preferred;
- Relevant experience in high-speed and low power digital design (Semi-flow: customer layout +
ASIC flow) is must;
- Relevant experience in Cadence ICMS/ICFB design environment is must;
- Solid knowledge of digital design building blocks (eg. Data-path, Synchronizer, FIFO...);
- Strong skills of Verilog RTL coding and verification and debug;
- Hands on experience in EDA tools such as Cadence NC-Sim, Synopsys DC, PT, etc;
- Relevant experience in DDR interface design is a plus;
- Self-motivated and team player.

Key information:
DDR

JOB TITLE:     Senior IC Design Engineer      (Digital)    急急急急
职位:高级IC 设计工程师(数字)

Job description:
- Micro-architecture definition/writing IC design spec.
- Model level behavior model built up and RTL coding
- Synchronization and asynchronous digital circuit design
- Simulation/verification of functionalities at both module level and top level
- Script based synthesis & timing analysis on GHz working frequency
- Design/verification report & review meeting holding
- Silicon debug of related model functionalities
- Sampler chip testing

Qualification:
- BSEE with minimum 8-year or MSEE with minimum 5-year experience of digital experience
- Relevant experience in high-speed digital design (Semi-flow: customer layout + ASIC flow) is must
- Solid knowledge of high-speed asynchronous circuit design, family with standard cell architecture and behavior
- Solid knowledge of mixed signal design, digital and analog interface
- Family with low-power-design flow
- Strong skills of Verilog RTL coding, verification and debug
- Hands on experience in EDA tools such as Cadence NC-Sim, Synopsys DC, PT, etc.
- Solid knowledge of documentation of design report
- Relevant experience on telecom timing chip is a plus
- Self-motivated and team player

Key information:
Digital-pll、high speed、asynchronous digital design、DAC、ADC、Sigma-Deita


JOB TITLE: Harware Engineer(WIFI)   急急急急
职位:硬件应用工程师(WIFI)

工作地点:杭州
岗位职责:

1. Wi-Fi 产品相关电路设计。
2. 硬件讯号量测,验证与除错。
3. 客户端Design In 应用问题解决,提供客户技术支持,包含Schematic and PCB Layout
review.

职位要求:
1. 熟悉OrCAD和Allegro or PADS  ;
2. 5 年以上工作经验,具有Wi-Fi 相关产品经验。
3. 电子,电机相关科系。

地点:上海
电话‘’:15906668955
qq:281299597@qq.com
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条


小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-12-19 04:05 , Processed in 0.023987 second(s), 9 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表