在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 768|回复: 0

[招聘] Cadence SH 招聘Principal/Lead Design Services Engineer-数字后端

[复制链接]
发表于 2015-3-19 09:59:08 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
Cadence SH 招聘Principal/Lead Design Services Engineer-数字后端
If you have interest, please send your update CV to zhangyl@cadence.com

Position Description:
1) The candidates should be senior in a way that they are not only technical excellent but also mature & able to talk to customers, advise customers as well as other, following team members. This engineer should have excellent design experiences in the digital implementation domain including Floorplan, P&R, STA, Physical verification, DFM.
2) The engineer must have a solid background in circuits, electronics & physics & should be very willing to learn new stuff.
3) Key Accountabilities: Ability to handle large sized design implementation tasks & architectural tasks alone. Ability to assess Customer's Design environment, to understand his application needs & to build new Design environment based on specifications & available Cadence tool technology.
4) Ability to acquire a basic understanding of the (services) business environment of Cadence. Feeling responsible for technical delivery as well as business development & opportunity creation.
5) Behavioral competencies: Teamwork; Customer focus; Accountability; Communication; Leadership; Proactive;

Position Requirements:         
Essential Qualifications:
1) MS degree with 5+ years of applicable experience in electrical engineering, microelectronics.
2) Essential that the individual demonstrates strong communication, verbal and written, and reporting skills.
3) Good verbal and written communication skill in English is needed.
Desirable Qualifications:
1) Will have demonstrated hands-on experience and expertise with Cadence logical and physical design tools ( SoC Encounter, Conformal, QRC, Vstorm, ETS, PVS) or equivalent tools, flows and methodologies required to execute a physical design project.
2) Will have demonstrated successful completion of chip tapeout  (40nm/and below tapeout and/or hierarchical implementation experience are a real plus) as an individual contributor
3) Is able to work on-site at customer premises, travel up to 30%, and put in long hours when required to meet customer deadline.
4) Experience in sign-off tools for STA, IR drop, power analysis, SI analysis is a plus
5) ARM core implementation experience is definitively a plus.
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

小黑屋| 手机版| 关于我们| 联系我们| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2025-7-6 10:30 , Processed in 0.018135 second(s), 10 queries , Gzip On, MemCached On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表