马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。
您需要 登录 才可以下载或查看,没有账号?注册
x
一.公司简介 NVIDIA (英伟达™)(www.nvidia.cn)公司(纳斯达克代码:NVDA)是全球视觉计算技术的行业领袖及GPU(图形处理器)的发明者。作为高性能处理器的GPU可在工作站、个人计算机、游戏机和移动设备上生成令人叹为观止的互动图形效果。公司在全球拥有超过8000名员工,总部在加利福尼亚州圣克拉拉。 工作地址:上海研发中心【上海申江路5709号(秋月路26号)矽岸国际2号楼】
二.投递方式 简历发送至HR(Yvette SHEN)邮箱:yvettes@nvidia.com;
三.职位详情 ASICPhysical Design engineer
As asenior member of our ASIC-PD team, you'll be working on streamlining the chipinfrastructure process across product designs, focusing on full chip layoutplanning (partitioning, planning clock distribution and other structure,methodology), partition/full chip timing closure (primetime scripts, othertools, etc) and gate-level design of high-speed logic
RESPONSIBILITIES: ·
Chip integration and netlist generation ·
-Synthesis, Formal verification, netlist qualitycheck ·
Work in conjunction with Place and RouteEngineers to achieve timing closure for both partition level and full chiplevel ·
Develop and enhance entire timing flow fromfrontend (pre-layout) to backend (post-layout) at both chip and block level. ·
Develop custom timing scripts usingtcl/primetime for clock skew analysis, special circuits such as clock dividers,core logic <-> IO macros interfaces such as PCI-E, Frame-Buffer/Memory,TMDS, etc. ·
Develop flow to physically partition andfloorplan the entire chip. ·
Developscripts for performing ECO's. MINIMUMREQUIREMENTS: ·
BS or MS in Electrical Engineering or ComputerScience ·
Above 3 years of relevant ASIC experienceideally with a focus in the chip integration /synthesis/formal and timingclosure ·
- Excellent scripts skills ·
- Excellent written and verbal communicationskills in English ·
- Ability to multiplex many issues, setpriorities, and work in a team environment ·
- Keep up to date with leading edge technologies
|