在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 1455|回复: 0

[招聘] 【NVIDIA社招】Senio/Junoir ASIC Design(Video,Display,Computer Vision方向)急招!

[复制链接]
发表于 2014-11-23 15:44:55 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x

NVIDIA英伟达GPU部门急招ASIC Design高级、初级工程师!


一.投递方式

请将简历HR(Yvette)邮箱:yvettes@nvidia.com



二.招聘岗位

1. ASIC Design Engineer—Computer Vision(GPU)

Qualifications:   Responsibilities:

- Co-work with architect to define modulearchitecture/micro-architecture.

- Building for NVIDIA next generation IPs

- Involved in the whole ASIC flow.

Minimum Requirement:

- BS/MS in electrical/computer engineering andrelated.

- 3+ years’ experience in ASIC design. Strongdesign/implementation skills in Verilog. Solid understanding in timing/poweroptimization skills of digital design.

- Perl scripting skills is appreciated as aplus.

- Video/Camera/ImagePostProcessing/ComputerVisionrelated experience is a big plus.

- Fluent English (both written and spoken) andexcellent communication skills

- Demonstrated ability to work independently aswell as in a multi-disciplinary group environment

- Proactive & team work

2. Staff/Senior ASIC Design Engineer-Display(GPU)

Job Description/Qualifications:

The ASIC design engineer is expected to co-workwith architect to define architecture/micro-architecture, do RTL implementationand set up project milestones and drive design & verification progress andtrack project status.

Minimum Requirement:

- BS/MS in electrical/computer engineering andrelated.

- At least 5+ year experience in ASIC design.

- Strong design/implementation skills inVerilog. Solid understanding in timing/power optimization skills of digitaldesign.

- Familiar with ASIC design flow such asmicro-arch spec definition and testplan documentation and code coverage andfunction coverage strategy.

- Strong sense of design timing and area andclock skew issue.

- Strong Perl/Csh scripting skills.

- Fluent English (both written and spoken) andexcellent communication skills

- Demonstrated ability to work independently aswell as in a multi-disciplinary group environment

- Familiar with LCD/LVDS/DisplayPort/HDMI, vertical/horizontalscalar and color space is a big plus

3. ASIC Verification Engineer(GPU)

Job Description/Qualifications:

RESPONSIBILITIES:

- RTL verification for various control logic andclocking logic  in GPU/tegra chips.

- Develop and maintain verification environmentat both full chip & unit level

- Code/functional coverage analysis

- Responsible for running both RTL & gatelevel simulation

- Develop testing and regression methodologies

- Develop/maintain/enhance environmenttools/scripts/makefiles

MINIMUM REQUIREMENTS:

- BSEE/MSEE/BSCS/MSCS with 3+/5+ years ofexperience in ASIC  verification

- Proficient in Verilog HDL

- Familiar with logic simulators and debug tools(VCS, NCSIM, Verdi and etc.)

- Working knowledge in C/C++, Makefile

- Must have strong programming skills in one ormore scripting languages: TCL, Perl, Python

- Knowledge/experience in one of the below areasis a big plus

+ UVM/VMM experience

+ ARM based SoC verification experience PCIE/USBverification experience

+ CPU verification experience Clockingverification experience

您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条


小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-25 20:04 , Processed in 0.024713 second(s), 8 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表