在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 5719|回复: 17

[招聘] Micron上海研发中心诚聘“验证/模拟/CAD”等

[复制链接]
发表于 2014-8-5 15:10:13 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
尊敬的工程师们,你们好!Micron上海研发中心现诚聘Verification/Analog designer/CAD。具体JD如下。欢迎你们将简历投递至rjing@micron.com。该职位面向有2年以上相关工作经验的工程师,非校园招聘,感谢关注!

1.
IC Design Verification Engineer(集成电路设计验证/功能验证/逻辑验证/芯片验证)

Description

-Contribute to development of memory products; work with circuit designers and verification team to assist in project tape-out.

-Develop patterns and regressions or new method to increase the function coverage for all DRAM architectures and features.

-Contribute to the success of the design team by applying verification tools and techniques and providing verification status to specific designs as needed.

Requirements

-More than 3 years of experience in complex IC verification and/or IC design preferred

-Basic understanding of CMOS circuit design

-Experience in function verification and timing analysis

-Must possess good communication skills and ability to work well in a team

-Experience in SV, SVA preferred

-Experience in DC,PT preferred         

-Familiar with Unix platformcshperl and tcl programming skill a plus

-Previous work experience in DRAM memory related fields a plus

-English language skill in writing and speaking is a plus

Education

BS or MS in Electrical Engineering is required

2.
Analog Designer 模拟电路设计师(半导体记忆电路设计,DRAM/闪存设计,模拟设计)

Description

As an Analog Designer at Micron's Shanghai Design Center, you will work in a highly innovative and motivated design team using state of the art memory technologies to develop advanced NAND Flash Memory or DRAM. You will participate in VLSI circuit design and verification in the circuit areas such as data paths, control logic, IO circuit, charge pumps, regulators, bandgaps, op-amps, comparators and oscillators. You will also work closely with Micron's various design teams in US and other countries and leverage vast resources available through out Micron's global sites. Additionally, you will provide layout supervision, as well as optimize layout throughout post-layout simulations. As part of a multi-disciplinary team, you will participate in system-level modeling and simulation.

Qualifications

Successful candidates for this position will have:

- An in-depth knowledge of device physics.

- 3 years of experience

- Strong analog design skills.

- Process background.

- A high level of self-motivation.

- The ability to be a team player.

- Experience with memory design, such as SRAM, DRAM, and CAM (preferred).

- Familiarity with the Cadence design environment.

- Experience with transistor-level simulators such as SPICE.

- Experience with circuits such as charge pumps, regulators, voltage and current references, op-amps, comparators, oscillators, IOs.

- The ability to write RTL code and participate in logic verification is a plus.

Education

MS in Microelectronics is required (PhD preferred).

3.
CAD Engineer-半导体集成电路验证及设计工具支持

Description

As a IC CAD engineer at Micron's Shanghai Design Center, you will work in a highly innovative and motivated design team using state of the art CMOS technologies to advance DRAM memory design. As part of a multi-disciplinary team, you will contribute to layout verification flow版图设计验证 and circuit design verification flow电路设计验证 of various memory chips in Micron. You are also responsible for leading a group to implement architecture, methodology and coding of Microns design verification tools. You will work closely with Micron's various design teams in US, Japan and other countries and leverage vast resources available through out Micron’s global sites. Additionally, you will learn the working knowledge of current EDA tools.

Requirement:

- 2+ years of IC design flow support experience.

- Familiar with layout verification tools such as Hercules, Calibre is a must.

- Familiar with design verification tools such as hsim, ncverilog, hspice etc. is a must.

- Familiar with using Cadence design tools is a must.

- Knowledge of layout Floorplan flow and place and route flow is a plus.

- Understanding of basic CMOS circuits. Understanding of DRAM architecture and pervious memory design/verification experience is a plus.

- Good UNIX knowledge required. Programming experience required.

UNIX, Shells, Perl, Skill, Python.

- English language skill in writing and speaking is a must.

Education

BS (or above) in Electrical Engineering or other related engineering degree.

发表于 2014-8-5 17:14:50 | 显示全部楼层
好公司啊  真是难得的机会 顶一个
 楼主| 发表于 2014-8-5 17:46:01 | 显示全部楼层
回复 2# parientfish


    感谢帮顶!顺便顶一下。
发表于 2014-8-5 20:50:51 | 显示全部楼层
漕河泾的?
 楼主| 发表于 2014-8-6 09:02:51 | 显示全部楼层
回复 4# dudahai


    是的,在徐汇区漕河泾开发区,欢迎投递简历~
 楼主| 发表于 2014-8-6 17:13:50 | 显示全部楼层
自己顶一下。
 楼主| 发表于 2014-8-7 09:06:47 | 显示全部楼层
自己顶一下,所有投递给我简历的应聘者,我都会尽快给您回复。欢迎关注美光的职位!
 楼主| 发表于 2014-8-8 12:32:25 | 显示全部楼层
UP UP UP
 楼主| 发表于 2014-8-13 11:09:24 | 显示全部楼层
UP UP UP
发表于 2014-8-13 16:54:05 | 显示全部楼层
帮顶。
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条


小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-15 07:58 , Processed in 0.024268 second(s), 7 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表