Conflict Non-Stop Pins解决方案

午后乐天派 · 发表于 2014-7-21 19:23:40

马上注册，结交更多好友，享用更多功能，让你轻松玩转社区。

您需要登录才可以下载或查看，没有账号？注册

×

本帖最后由午后乐天派于 2014-7-21 20:57 编辑

Conflict Non-Stop Pins

For a given design, typically there are at least two modes: afunctional mode and a test mode. Between those modes, conflicting clock pindefinitions may exist, as illustrated below.

登录/注册后可看大图

In the functional mode, a generated clock is defined at pin Qof the clock divider, Div. This will result in a non-stop pin, Div/CLK, for thefunctional mode. However, in the test mode, a generated clock is not defined atDiv/Q. CTS tools will treat Div/CLK as a leaf pin or stop pin and try tobalance the path through Div with all of the other flops FFs1 and FFs2. This isneither possible nor something that designers want. Div is a clock divider andshould not be tested by scan, and hence, Div/CLK should be ignored.

The rightsequence of steps for a CTS tool is to first synthesize FCLK1 and FCLK2 in thefunctional mode. Next, in the test mode, set Div/CLK to be ignored andsynthesize SCLK.

最后的文字表示要做两轮的CTS，大家谁有经验吗？是用两个clock spec，跑完function mode再跑另一个test mode？