在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 1637|回复: 0

[招聘] [nvidia内推] Sr. PHYSICAL DESIGN ENGINEER

[复制链接]
发表于 2014-4-24 10:11:32 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x


Please send  resume to  hbaifenbai@126.com


Sr. PHYSICALDESIGN ENGINEER

DESCRIPTION:

A senior role in physical design forNVIDIA GPU and Mobile chips

Participate in various aspects ofphysical design, including full chip floorplanning, power/clock distribution,timing optimization, place & route, timing closure, power/signal integrityanalysis, and physical verification

Troubleshoot a wide variety of design andflow complicated issues, and apply proactive intervention

Collaborate with RTL, DFT and Circuitdesigners to ensure the high quality of design implementation and optimization

MINIMUMREQUIREMENTS:  

-
BS in Engineering or Science

-
Power user of EDA  tools from Synopsys (ICC/DC/PT/STAR-RC),Cadence (EDI/EPS) or Mentor (Olympus-SOC)

-
Experience in Clock/Power Distribution,P&R, Timing closure,  RC Extraction,and verification on 40nm, or 28nm technology

-
3+ years of experience in above areas

PREFERRED:

-
MSin Engineering or Science

-
Knowledgein 20nm or FinFET technology, circuit design, and package design

-
Experiencein physical verification tools from Synopsys (ICV/Mojave) or Mentor (Calibre)

-
Proficiencyin Perl, TCL and Makefile scripts



您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条


小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-22 14:25 , Processed in 0.022354 second(s), 10 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表