在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 6451|回复: 11

[招聘] ASIC数字前端设计和验证 (video)

[复制链接]
发表于 2014-4-6 11:09:47 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x

ASIC数字前端设计和验证

其次是Asic design engineer,IC verification engineer(video),IC verification(CPU);简历发Bestgrace@qq.com


ASICDesign IP Core H.264 MPEG

职位职能:  高级硬件工程师  

职位描述:

Position Description:

The candidate will be the part of the design team for the development ofnext generation of video codec IP, the responsibilities include:

1.Micro-architecture definition;

2.Logic implementation with Verilog HDL;

3.Block-level verification;

4.Synthesis and pre-layout/post-layout timing closure;

5.Power analysis and reduction;

6.FPGA prototyping and debugging;

Qualification:

7.BS with 5+ years or MS with 2+ years experiences in electronicengineering/micro-electronics;

8.Expect elf-motivation and team player;

9.Solid skills and rich experiences in logic design, synthesis and timinganalysis;

10.Hands-on engineering experiences in video codec development, familiarwith video coding standard such like H.264/AVC, MPEG-4, AVS etc.;

11.Familiar with all front-end flows including LINT check, simulation,synthesis, STA, formal and power analysis, etc.;

12.Knowledge and experiences in Computer Architecture and RISC processor(ARM/MIPS/SPARC) micro-architecture would be a great plus;

13.Familiar with AXI4/AXI3 protocol, memory controller would be a plus;

14.Experience in FPGA prototyping and debugging would be a plush;


5. Seniorvideo architecture

Position Description:

The video architect will be working closely with the algorithm team anddesign team for development of next generation video codec IP, theresponsibility includes::

1.Work with algorithm team to develop the C Model for videodecoder/encoder of H.265/HEVC;

2.Work with design team for the micro-architecture definition of videocodec IP for H.265/HEVC;

3.Develop video testing framework for Video codec IP performanceevaluation, analysis and tuning;

Qualification:

4.BS with 5+ years or MS/Ph.D with 2+ years experiences in electronicengineering/computer science;

5.Proactive, creative and team player;

6.Proficient in video and image processing techniques, in-depthunderstanding of algorithm and implementation for video coding standards suchas MPEG-2, MPEG-4, H.263, H.264/AVC;

7.Proven related engineering experiences in architecture/micro-architecturedefinition for video codec development with successful tape-outs/production;

8.Solid programming skills with C/C++;

9.Knowledge/experiences of computer architecture is a plus;


6. (Sr.)ASIC Design Verification Engineer

Position Description:

As part of the IP design team, the candidate will be responsible for thepre-silicon verification of in-house designed micro-processor which is abuilt-in component for next generation video codec IP, including:

• Build up and maintain verification environment, including developmentof testbench and test generators for block-level and full-chip levelsimulation;

• Develop and execute functional verification test plans, include writingtests, developing behavioral checkers and coverage/code monitors; Analyzecoverage gaps and devise strategies to fill coverage holes;

• Work with designers to debug failing tests and resolve bugs;

• Help develop and maintain flows/scripts/tools for front-enddesign/verification;

Qualification:

• BS with 5+ years or MS with 2+ years experiences in electronicengineering/micro-electronics;

• Self-motivated team player, with strong problem resolving skills;

• Proficient and experiencedin high-level verification methodology (VMM/UVM/OVM), Verilog-HDL, andhardware verification language (SystemC/SystemVerilog);

• Familiar with video coding standard, and/or computerarchitecture/micro-architecture;

•Hands-on experienced in CPU verification, including test plan and testbench development, test case development and test coverage assessment would bea great plus;

• Experiences in assembly programming, and using scripting languages(Perl/Tcl/Bash/Csh) for flow automation;

• Familiar with front-end ASIC design flow;

视频研究工程师

工作职责:从事视频多媒体技术的研究和产品研发工作

任职要求:

1、计算机等相关专业,本科学历3年工作经验,或硕士学历1年工作经验;

2、精通C/C++,有GPGPU开发经验者优先;

3、熟悉视频压缩理论,对视频压缩算法有独到的理解,熟悉常用的视频压缩标准:MPEG1/2/4,H263/H264,HEVC;

4、2年以上视频编解码项目经验,有H264,HEVC(H.265)编解码开发经验者优先;

5、良好的英语读写能力;

6、具有快速学习新知识、攻克技术难关的能力;

7、具有良好的团队协作、沟通能力、概括抽象能力。


1. video codec 资深前端设计经理

岗位职责:

1. 负责带领设计团队将视频,图像处理和编解码算法在FPGA上高效实现;

2. 负责相关IP core的后端设计的技术支持;

3. 技术团队的组织和日常管理

岗位要求:

1. 电子、微电子或相关专业,5年以上集成电路设计工作经验;

2. 精通数字集成电路设计编程语言verilog;

3. 熟悉数字前端IC设计流程;

4. 熟练使用Cadence, Synopsys等相关的EDA设计工具;

5. 熟悉视频编解码的技术标准

6. 良好的中英文表达能力和交流能力.


资深视频研发工程师职位 2 名:

1. 精通 C/C++,有GPGPU开发经验优先

2. 熟悉视频压缩理论,对视频压缩算法有独到的理解,熟悉常用的视频压缩标准(MPEG1/2/4,H263/H264,HEVC)

3. 有不低于2年的视频编解码项目经验,有H264,HEVC(H.265)编解码开发经验优先

4. 本科以上学历且3年工作经验,或硕士生学历1年工作经验

5. 良好的英语阅读能力


2.ICverification engineervideo

Verification Video

职位职能:  高级硬件工程师  

职位描述:

Job responsibilities:

The candidate will take part in HEVC/H265 video codec IP development team as verification player.He or she will take part of these responsibilities:

1. Co-work with architect and designers to understand architecturespecification and micro architecture specification.

2. Extract features or test points from specifications to work out detailtest plans.

3. Develop verification environment and components, like test bench,models, checkers, monitors etc.

4. Discuss with architect and designers to develop test cases, includingcorner cases.

5. Understand cmodel and dump necessary data for stimulus and goldenreference.

6. Co-work with designers to debug failed tests.

7. Develop and improve scripts for regression system, flow automationetc.

8. Analyze coverage and fill uncovered holes.

Job requirements:

1. 3+ years experience with Master degree, or 5+ years experience withBachelor degree.

2. Video codec ASICexperience and knowledge, like MPEG2/4, H264, etc. HEVC/H265 would be a bigplus.

3. Veteran in ASICverification, especially in UVM/SystemVerilog/SystemC etc.

4. Familiar with scripts, likeperl/shell/Makefile and Linux OS.

5. Solid C/C++ knowledge and experience in modeling would be a big plus.

6. Good team player and quick learner, self motive and quick problemsolving skills.

7. Fluent oral and written English.


Grace Li
@ Hi-Talent Consulting Co. , Ltd.

上海芯相会企业管理咨询有限公司

上海芯得企业管理咨询有限公司

E-Mail: bestgrace@qq.com

QQ: 2862465331

新浪blog:http://blog.sina.com.cn/u/1767088102

新浪微博:http://weibo.com/bestgrace


发表于 2014-4-6 23:49:17 | 显示全部楼层
做过8年的通信类IC,可以不可以?
发表于 2014-4-7 15:10:09 | 显示全部楼层
四年ASIC,三年FPGA,不知道薪水可以开到多少呀
发表于 2014-4-25 12:53:15 | 显示全部楼层
回复 3# alexander21th


    你们都是大神啊。。。。前辈,我今年从大学毕业。。。想入行做FPGA或ASIC求前辈指点一二,怎么找公司啊。
发表于 2014-10-11 08:40:52 | 显示全部楼层
哇塞,是企鹅!
发表于 2014-10-13 13:55:24 | 显示全部楼层
路过,俺对视频方面了解少~~
发表于 2016-2-20 14:01:23 | 显示全部楼层
Mark!!!
发表于 2016-4-1 19:23:30 | 显示全部楼层
谢谢分享
发表于 2016-4-5 12:19:06 | 显示全部楼层
北京??????
发表于 2016-4-6 10:41:03 | 显示全部楼层
又挖坟???
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

小黑屋| 手机版| 关于我们| 联系我们| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2025-7-6 02:04 , Processed in 0.026237 second(s), 10 queries , Gzip On, MemCached On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表