在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
芯片精品文章合集(500篇!)    创芯人才网--重磅上线啦!
查看: 1034|回复: 0

[招聘] Cadence招聘Principle Verification Engineer (数字前端验证)

[复制链接]
发表于 2014-3-6 16:39:57 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x

Cadence招聘Principle VerificationEngineer (数字前端验证)

Location SH

更多职位信息敬请关注Cadence公众微信平台:Cadence中国招聘

If you haveinterest, PLS send your update CV to zhangyl@cadence.com

  

Position Description:

Deliver/implementadvanced verification solutions by utilizing Cadence’s Incisive Verificationproduct portfolio. The engineer should be able to act as a strong team memberand contributor, leading team projects and initiatives. Exercise judgmentwithin generally defined practices and policies.

Specificduties include:

-- Deepunderstanding on asic/SOC design flow

-- Excellentknowledge of advanced verification methodology like eRM/OVM/UVM

-- Familiarwith Cadence’s Incisive Plan to Closure Methodology (IPCM)

--Proficiencyin System verilog,  System C and/or e(Specman)

-- Developingand using Verification Components (eVC, OVC, UVC, VIP)

-- Developingand using assertion based verification and formal analysis methods

--Skilledin scripting language, such as Perl, C shell, Makefile

-- Assessingthe project verification requirements

-- Operatingin a lead role regarding architecting and implementation of project   

     verification environment/solution.

-- Maycoordinate/lead others within the scope of a defined project

  Position Requirements:

-- Musthave BS degree with 10+ years of applicable experience, MS degree with 7+ yearsof applicable experience in electrical engineering, microelectronics,comparable engineering science or solid state physics. Essential that the individualdemonstrates strong communication, verbal and written. Requires goodcommunication skills in English.

Desirable Qualifications:

-- Aminimum of seven years relevant experience in industry.

-- Willhave demonstrated hands-on experience and expertise with Cadence verificationdesign tools or equivalent tools, flows and methodologies required to execute averification project.

-- Willhave demonstrated successful completion of 10+ verification projects as anindividual contributor

-Preferto have DDR IP verification experience

您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条

小黑屋| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-5-2 00:58 , Processed in 0.015928 second(s), 7 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表