在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 4102|回复: 16

[招聘] 【验证的春天】招MIPS CPU Design Verification Engineer-2013.12.11

[复制链接]
发表于 2013-12-11 16:14:34 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
代发,请勿回站内。如果有意或者朋友有意,请直接发送简历到highspeedlowpower@qq.com
  
某外资顶级芯片公司招聘DV Engineer和后端工程师,该公司薪水高待遇优工作氛围轻松自由,能
  
学到很多东西,提升自己的价值。公司开发的IP现在进入了包括苹果在内的主流厂商,现在处于
  
高速发展期,前景一片光明。
  
DV Engineer需要最好硕士以上学历,三年以上工作经验,具体要求见下:
  
Position: MIPS CPU Design Verification Engineer
  
    Responsibility:  
  
    Development and verification of MIPS microprocessor cores and products.
    Knowledge/Skills:
    - Strong microprocessor architecture and micro-architecture knowledge.
    - Understanding of MIPS architecture is preferred.
    - Good logic and RTL design skills.
    - Experienced with CPU design verification, debug, and testing methodologies.
    - Good knowledge of common test methods and techniques (ie: regression, functional, random, structural, emulation ...)
    - Experienced with building test environments, test benches, checkers, test vectors, assertions, coverage analysis, ...
    - Good programming and scripting skills, such as Verilog, System Verilog, assembler, Perl, Shell scripts, C, TCL, Windows Office, ...etc
    Requirements:
    - Education  : BS in EE or CS (MS or higher preferred).
    - Experience : Four years experience or more in related area.
    - Systems    : Unix, Linux, Windows.
    - Language   : Good English verbal skills plus reading/writing for documentation.
    - Spirit     : Good team spirit, professional, motivated and eager to learn combined with natural curiosity "to discover", "to know" and an attitude "to fix a problem".
  
该公司同时还有后端职位开出,后端职位需要1~3年工作经验,具体JD如下:
  
Position: CPU Core Backend Design Engineer   
   
  Main Job Function:
  
    - Backend ASCII development of MIPS CPU cores.
  
     Knowledge Requirements:
  
    - Experienced with backend ASIC design and integration flow knowledge.
    - Experienced with common EDA Tools flow, ie: Synopsys/Cadence/Magma
    - Experienced tape out flow and physical design verification.
    - Experienced in 3rd party IP (standard cell, memory compiler) usage.
    - Strong programming (TCL, Perl, shell script, C) skills.
    - Strong IT architecture knowledge with setup/configure experience.
    - Basic understanding of CMOS VLSI IC design and DFT knowledge.
    - Basic logic/RTL design and microprocessor knowledge.
    - Basic skills in Linux, PC window setup.  
    - Language: Good English read/write.
    - Experience: Two years experience or more in related area.
    - Education: BS in EE or CS or Physics (MS or higher preferred).
    Duties:
   - Define/install/implement Core/Chip design flow and methodology.
    - ASCII Reference Flow verification and tuning.
    - Product Datapoint analyses.
    - Develop hard IP and tape out test chips via EDA flow.
    - Cad support, IP and license management.
    - General IT setup, implementation and maintenance support.
 楼主| 发表于 2013-12-11 16:15:43 | 显示全部楼层
IC的职位现在又开始多了,工业界看来利润率上升,各位ICer,加油哦!!!
发表于 2013-12-11 17:55:35 | 显示全部楼层
where ?
 楼主| 发表于 2013-12-12 10:52:45 | 显示全部楼层
 楼主| 发表于 2013-12-12 10:55:08 | 显示全部楼层
自顶一下~~
发表于 2013-12-12 11:06:00 | 显示全部楼层
顶一下
发表于 2013-12-12 11:08:13 | 显示全部楼层
回复 1# lowpowerdesign


   求应届职位。。。
发表于 2013-12-13 19:41:30 | 显示全部楼层
求应届职位!
 楼主| 发表于 2013-12-16 15:08:38 | 显示全部楼层
谢谢关注的和发送简历的朋友。请耐心等待,静候佳音~~
 楼主| 发表于 2013-12-16 15:10:17 | 显示全部楼层


求应届职位!
mars_bmx 发表于 2013-12-13 19:41



谢谢您的关注。猎头公司通常不会有应届职位放出来,因为客户通常需要有经验的人,而且通常是经验丰富的候选人~~
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

小黑屋| 手机版| 关于我们| 联系我们| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2025-7-22 00:18 , Processed in 0.033310 second(s), 10 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表