|
马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。
您需要 登录 才可以下载或查看,没有账号?注册
x
IO Checker 2.3
Verifying hundreds of FPGA IO pins between PCB and FPGA in minutes
When using large FPGA's on a PCB making sure that the FPGA pins are connected to the right signals on the PCB is a cumbersome task. On the FPGA side the pins are assigned to the HDL signals that form the toplevel of the logic implemented on the FPGA. On the PCB side the pins have to be connected to the proper net that will connect it to other components on the PCB. Because implementation of FPGA and PCB is often done in parallel and by different engineers, the signal names used are not always identical. To make things even worse, it is often necessary to perform pin swaps to prevent PCB routing problems. These pin swaps have to be made both on the FPGA and the PCB. As this is almost always manual work, and current devices have over 1500 pins, a mistake is easily made.
Intelligent Verification
IO Checker uses rules (based on regular expressions) to match the signal names in both the FPGA and PCB design environment. It allows the tool to validate groups of matches although individual signals can still differ. The rules can be generated automatically and be fine-tuned by the designer. The automated approach will often match 80% to 90% of all device pins.
The flexibility of IO Checker allows it to be used in any design flow and does not require any design methodology. The rules generator in combination with the sorted problem view allows engineers to validate a 1000+ pins device in half an hour.
Once the project and its rules are defined it is a simple task to keep the FPGA and PCB data consistent. All out-of-date files are processed in one action and all changes are reported.
Features & Benefits
- Compare FPGA and PCB pin names using regular expressions
- Create & update FPGA constraint file
- Automatic rule generation
- Voltage checks for power pins
- User directed acceptance of verified differences
- One click verification and consistency
- Reports incremental changes in pin- and net list
- Concentrate on a dozen differences instead of a thousand lines
- Fits in any design flow
- HTML report
Homepage
- http://www.hdlworks.com/products/iochecker/index.html
复制代码
UnRAR Password/Passcode: eetop.cn
Please verify downloads against the SHA1SUM checksums listed below to see if files are all OK!
Windows:
- 635c851b27ac96eec511a2650190362b2cd52998 HDL_Works_IO_Checker_2.3.R2_for_Windows-BEAN.part1.rar
- 9da827dce3a2da586e51a304f558c076cd5612bd HDL_Works_IO_Checker_2.3.R2_for_Windows-BEAN.part2.rar
- 9e33b6ea7b16851a38f299fd85a50d95f1b4f24b HDL_Works_IO_Checker_2.3.R2_for_Windows-BEAN.part3.rar
复制代码
Linux:
- a961abf244319340646b979131ebbd2aae1c933b HDL_Works_IO_Checker_2.3.R2_for_Linux-BEAN.part1.rar
- e2713aa27e94c5c87cc7f57c539edbbe62f39fb3 HDL_Works_IO_Checker_2.3.R2_for_Linux-BEAN.part2.rar
- f4540367d15ac9f5574742e19321051a7ff8b6df HDL_Works_IO_Checker_2.3.R2_for_Linux-BEAN.part3.rar
- b5f12f52c0eecaafea94b0c3f6b311bb59c513f4 HDL_Works_IO_Checker_2.3.R2_for_Linux-BEAN.part4.rar
- bc12941cac29c49813d1504598ae3c791e459dd9 HDL_Works_IO_Checker_2.3.R2_for_Linux-BEAN.part5.rar
复制代码 |
-
-
HDL_Works_IO_Checker_2.3.R2_for_Linux-BEAN.part1.rar
15 MB, 下载次数: 24
, 下载积分:
资产 -5 信元, 下载支出 5 信元
-
-
HDL_Works_IO_Checker_2.3.R2_for_Linux-BEAN.part2.rar
15 MB, 下载次数: 16
, 下载积分:
资产 -5 信元, 下载支出 5 信元
-
-
HDL_Works_IO_Checker_2.3.R2_for_Linux-BEAN.part3.rar
15 MB, 下载次数: 15
, 下载积分:
资产 -5 信元, 下载支出 5 信元
-
-
HDL_Works_IO_Checker_2.3.R2_for_Linux-BEAN.part4.rar
15 MB, 下载次数: 15
, 下载积分:
资产 -5 信元, 下载支出 5 信元
-
-
HDL_Works_IO_Checker_2.3.R2_for_Linux-BEAN.part5.rar
2.69 MB, 下载次数: 12
, 下载积分:
资产 -2 信元, 下载支出 2 信元
-
-
HDL_Works_IO_Checker_2.3.R2_for_Windows-BEAN.part1.rar
15 MB, 下载次数: 22
, 下载积分:
资产 -5 信元, 下载支出 5 信元
-
-
HDL_Works_IO_Checker_2.3.R2_for_Windows-BEAN.part2.rar
15 MB, 下载次数: 22
, 下载积分:
资产 -5 信元, 下载支出 5 信元
-
-
HDL_Works_IO_Checker_2.3.R2_for_Windows-BEAN.part3.rar
11.81 MB, 下载次数: 22
, 下载积分:
资产 -4 信元, 下载支出 4 信元
|