在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 8715|回复: 35

[资料] Verilog-AMS Real Valued Modeling Guide

[复制链接]
发表于 2013-12-4 11:32:31 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
wreal.pdf (1.02 MB, 下载次数: 352 )

Real Valued Modeling (RVM) is a method by which you can perform verification of analog or
mixed-signal designs using discretely simulated real values. This allows simulation using only
the digital solver, avoiding the slower analog simulation and enabling intensive verification of
mixed-signal design within a short period. In this context, you need to consider the trade-off
between simulation performance and accuracy. RVM also opens up the possibility of linkage
with other advanced verification technologies, such as assertion-based verification, without
the difficulty of interfacing with the analog engine ordefining new semantics to deal with the
analog values. It is anticipated that you will enable the RVM flowby migrating your analog
models or transistor-level design to RVM style.
发表于 2013-12-30 09:02:51 | 显示全部楼层
多谢分享
发表于 2013-12-31 12:04:58 | 显示全部楼层
多谢 !
发表于 2014-2-17 22:09:37 | 显示全部楼层
haodongxi
发表于 2014-3-13 14:22:11 | 显示全部楼层
发表于 2014-3-19 13:00:38 | 显示全部楼层
Thx.Thx.
发表于 2014-4-26 18:08:00 | 显示全部楼层
下載學習學習
发表于 2014-11-12 20:12:33 | 显示全部楼层
多谢 !
发表于 2014-11-12 21:25:03 | 显示全部楼层
謝謝!!!!!
发表于 2015-10-21 08:31:12 | 显示全部楼层
謝謝!!!!!
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条

×

小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-23 11:33 , Processed in 0.024145 second(s), 9 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表