马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。
您需要 登录 才可以下载或查看,没有账号?注册
x
工作地点:新加坡。 Permanent position,待遇从优,有津贴、年终奖等收入。 请联系qianqian@uniconnect.com.sg,QQ342403065,加好友时注明申请哪个职位。最好是直接发简历,合适的话我会联系您。如果要问工资待遇,请先提供自己现在的收入信息。
Engineer/Staff Engineer - Physical Verification CAD
JobResponsibilities: ? Responsible for Full-chip PhysicalVerification Sign-off in the area of (DRC, LVS, ANT, ERC, ESD, PERC) fortape-out. ? Co-work with Place & Routeteam to resolve full-chip layout integration issues. ? Coordinates with internal IPowners on IP related issues. ? Coordinates with ManufacturingTeam on DRC related issues. ? Provide automation solutions toimprove efficiency in tape-out flow ? Develop layout implementation flowand physical verification flow ? Co-work with QA team to reduce thePDKs/Rule deck defects ? Co-work with PDK team to code andmaintain DRC/LVS/ANT/ERC/LPE/ESD rule deck for various processes ? Implement automation scripts inC-shell and Perl
Requirements: ? Bachelor/Masters Degree inElectrical/Electronics Engineering / Computer Science ? Familiar with IC Designfront-to-backend flow ? Preferably well-versed in Calibre,Assura, Star-RCXT ? Proficient in script programming(Tcl, Perl or C-shell) ? Proficient in UNIX (Linux)platforms ? Strong communication skills,problem solving and analytical skills |