|
|
马上注册，结交更多好友，享用更多功能，让你轻松玩转社区。
您需要 登录 才可以下载或查看，没有账号？注册
x
Synthesizable VHDL Design for FPGAs.pdf
(7.82 MB, 下载次数: 165 )
Synthesizable VHDL Design for FPGAs by Eduardo Bezerra and Djones Vinicius Lettnin
The methodology described in this book is the result of many years of research experience in the field of synthesizable VHDL design targeting FPGA based platforms. VHDL was first conceived as a documentation language for ASIC designs. Afterwards, the language was used for the behavioral simulation of ASICs, and also as a design input for synthesis tools. VHDL is a rich language, but just a small subset of it can be used to write synthesizable code, from which a physical circuit can be obtained. Usually VHDL books describe both, synthesis and simulation aspects of the language, but in this book the reader is conducted just through the features acceptable by synthesis tools. The book introduces the subjects in a gradual and concise way, providing just enough information for the reader to develop their synthesizable digital systems in VHDL. The examples in the book were planned targeting an FPGA platform widely used around the world.
- Publisher: Springer; 2014 edition (October 31, 2013)
- Language: English
- ISBN-10: 3319025465
- ISBN-13: 978-3319025469
|
|
/2 
eetop公众号
创芯大讲堂
创芯人才网
发表于 2013-11-11 17:42:28
感謝分享~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
