在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 1673|回复: 1

[招聘] 猎头-C Model Developer; FPGA & System;MCU design & verific

[复制链接]
发表于 2013-9-26 18:02:44 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
猎头-C Model Developer; FPGA & System;MCU design & verification;



以下4个职位,C Model Developer; FPGA & System;MCU design & verification; Verification



简历发bestgrace@qq.com;QQ: 2043753191  








  验证职位爆棚了,design, C model,MCU,FPGA,System,verification



1. C Model Developer



Position description:



This person will work with RTL, verification and firmware engineers to develop cycle precision C model of design modules. His responsibility includes:



l   Understand design specification



l   Discuss design details with RTL designer



l   Develop and verify cycle precision C model



l   Provide support to verification and firmware engineer



Qualification:



l   新毕业的硕士生或者1年工作经验的本科生,majored in EE



l   Experience in RTL design project



l   Familiar to verilog and C++



l   Experience in micro controller design is a plus







2. FPGA  & System Engineer







The person will be responsible for:



l   Design and integrate an AXI/AHB based system including host processor, DDR controller, SD/MMC, Display I/F and other peripherals., within an IP verification platform



l   Investigate and develop related drivers for the used IP’s in the system;



l   Use ISE/Vivado/Quartus, implement the design to Altera/Xilinx FPGAs,



l   Work with SW engineer, to bring up system/OS on the FPGA prototyping board. Debug and resolve failures with Logic Analyzer and/or ChipScope/SignalTap;



  



Qualification:



l   2 year experiences in SOC development;



l   Solid skills in logic design with Verilog/VHDL, timing closure and analysis;



l   Familiar with FPGA implementation with ISE/Quartus and debugging;



l   Knowledge and hands-on experiences in at least 1 of the below fields are required;



n   AXI/AHB bus protocols;



n   Design or bring-up of DDR2/3 controller/PHY;



n   Display interfaces/protocols such as LVDS/HDMI;



  









3. MCU design  and verification  






The person will be responsible for the design and verification of micro-controller, including:



l   RTL coding;



l   Functional verification and performance tuning;



l   Synthesis and STA;



l   Develop direct tests and constraint random tests;



l   Coverage data collection and analysis;



  



Qualification:



l   2 year experiences in logic design, simulation synthesis and timing analysis;



l    Knowledge in RISC processor micro-architecture, familiar with associated tool-chains such as compiler, assembler, debugger etc.;











4. Verification  






  



Job description:



The person will take part in verification of CPU/MCU, including:



l   Maintain and improve the verification environment and flow;



l   Make the verification plan and execute it with System verilog based coverage monitors/assertions;



l   Develop directed tests and constraint random tests;



l   Coverage data collection and analysis;



  



Qualification:



l  2 year experience on high-level verification methodology (VMM/UVM/OVM)



l  Knowledge of micro-architecture of RISC processors



l   SystemC/SystemVerilog would be a plus;



  





E-Mail: bestgrace@qq.com

QQ: 2043753191

新浪blog:
http://blog.sina.com.cn/u/1767088102
 楼主| 发表于 2013-9-27 17:54:07 | 显示全部楼层
顶,职位在上海,有兴趣的话简历发bestgrace@qq.com
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条


小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-12-23 20:10 , Processed in 0.022123 second(s), 9 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表