|
马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。
您需要 登录 才可以下载或查看,没有账号?注册
x
本帖最后由 kid1412_net 于 2013-9-25 16:59 编辑
SystemVerilog Assertions and Functional Coverage: Guide to Language, Methodology and Applications
[img]http://ecx.images-amazon.com/images/I/41d9eYirYNL._BO2,204,203,200_PIsitb-sticker-arrow-click,TopRight,35,-76_AA300_SH20_OU01_.jpg[/img]
This book provides a hands-on, application-oriented guide to the language and methodology of both SystemVerilog Assertions and SytemVerilog Functional Coverage. Readers will benefit from the step-by-step approach to functional hardware verification, which will enable them to uncover hidden and hard to find bugs, point directly to the source of the bug, provide for a clean and easy way to model complex timing checks and objectively answer the question ‘have we functionally verified everything’. Written by a professional end-user of both SystemVerilog Assertions and SystemVerilog Functional Coverage, this book explains each concept with easy to understand examples, simulation logs and applications derived from real projects. Readers will be empowered to tackle the modeling of complex checkers for functional verification, thereby drastically reducing their time to design and debug.
|
-
-
SystemVerilog Assertions and Functional Coverage.part1.rar
13.68 MB , 阅读权限: 10
, 下载次数: 4602
, 下载积分:
资产 -5 信元, 下载支出 5 信元
-
-
SystemVerilog Assertions and Functional Coverage.part2.rar
7.84 MB , 阅读权限: 10
, 下载次数: 3644
, 下载积分:
资产 -3 信元, 下载支出 3 信元
-
-
SVA_LAB.zip
1.49 MB, 下载次数: 2580
, 下载积分:
资产 -2 信元, 下载支出 2 信元
|