在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 1366|回复: 7

Req:Xilinx libraries for Active HDL 9.2

[复制链接]
发表于 2013-9-9 17:07:27 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
Could anybody share Xilinx libraries for Active hdl 9.2 or link?
发表于 2013-9-10 11:15:16 | 显示全部楼层
No need to share them. Please generate them yourself with xilinx library creator. Active-HDL is supported.
发表于 2013-9-10 21:40:12 | 显示全部楼层
Thank you, but it generates the Verilog and VHDL libraries. How can we generate Schematics libraries?
发表于 2013-9-10 21:42:29 | 显示全部楼层
You are right, Xilinx generator creates Verilog and VHDL libraries. How can we generate Schematics libraries?
发表于 2013-9-11 05:39:02 | 显示全部楼层
I don't think Xilinx could generate Schematic library for you. It's better to create them yourself one by one inside active-HDL using HDL 2 graphics.
发表于 2013-9-11 12:58:19 | 显示全部楼层
But Aldec takes care of this by providing precompiled libraries, I am looking for that.
发表于 2013-9-11 16:04:28 | 显示全部楼层
Active-HDL_9.2_for_Xilinx_ISE_14.2_Schematic_Libraries.part1.rar (14.31 MB, 下载次数: 14 )
Active-HDL_9.2_for_Xilinx_ISE_14.2_Schematic_Libraries.part2.rar (14.31 MB, 下载次数: 14 )
Active-HDL_9.2_for_Xilinx_ISE_14.2_Schematic_Libraries.part3.rar (3.84 MB, 下载次数: 14 )
发表于 2013-9-11 20:42:50 | 显示全部楼层
That was quick response. I appreciate it.
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条

小黑屋| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-5-19 13:34 , Processed in 0.031030 second(s), 11 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表