在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 2063|回复: 0

[招聘] [猎头]Fro-end ASIC Design CAD engineer & IC Design Verificat

[复制链接]
发表于 2013-9-8 17:28:20 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
Sr. Fro-end ASIC Design CAD engineer



Position Summary



?    Participate in the design and implementation of the leading edge, front-end ASIC design flow

?    Participate in the research of Design Methodology to improve automation and productivity to produce AMD's new high-quality cutting-edge APU and GPU products

?    Technical support and programming

?    Interface with EDA vendors on technology







Sr. Fro-end ASIC Design CAD engineer



Essential Requirements/Qualifications:



1.    Major in EE, CS or related, Master Degree with 3+ years or Bachelor with 5+ years working experience

2.    Experience in Front-end digital design and VerilogHDL is required

3.    Good programming skill with one or more languages (e.g. Tcl, Perl, python, c/c++, etc.) in Unix/Linux and a strong desire to automate flow

4.    Familiar with SRAM design and behaviour is a plus

5.    Familiar with one or more ASIC flows (logic synthesis, STA etc.) and usage of related EDA tools is a plus

6.    Good written and spoken English

7.    Good communication skills and be able to work both independently and in a team





MTS ASIC Design Verification Engineer - Video



SCBU APU Design Verification team is looking for highly motivated Verification Engineers to work on next generation APU SoC development.





KEY RESPONSIBILITIES:



-    Work closely with the SoC design team on understanding the APU system features being designed;

-    Develop and execute test plans for system level functional features related to Video Codec, Audio Processor, Display Port, Security, PCIe Controller;

-    Design, implement and improve verification testbench in Verilog, System-Verilog, C/C++, OVM;

-    Develop and refine test libraries, model and test cases;

-    Apply functional coverage/assertion into testbench as enhancement;

-    Support bring-up test plan and silicon validation for video IP/solutions;





REQUIREMENTS:



-    At least 5 years DV experience with good understanding on IP level verification and system level verification;

-    Deep knowledge of Video coding standards such as AVC, MVC, SVC, HEVC, MPEG4-2, VP8, MPEG-2, VC1 etc is a big plus;

-    Experience on Security, Memory Controller is preferred;

-    Experience with current verification methodologies (UVM, OVM, VMM...)

-    Experience using Perl or other UNIX scripting languages for flow automation

-    Good understanding on C/C++/Perl/Shell language;

-    Be fluent in English speaking and writing;







E-Mail: bestgrace@qq.com

QQ: 2043753191

新浪blog:
http://blog.sina.com.cn/u/1767088102
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-17 01:27 , Processed in 0.016957 second(s), 8 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表