OVERVIEW
Cadence Interconnect Workbench enables early Performance Analysis and Verification of System on Chip Interconnects.
The Interconnect Workbench includes generation of UVM_E and UVM_SV testbench code from an IPXACT description of the interconnect design.
The generated testbench can then be used for Metric Driven Verification of Performance Analysis.