在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 2159|回复: 0

[招聘] [全职]AMD上海招聘ASIC Verification-SOC工程师

[复制链接]
发表于 2013-8-14 15:28:25 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x

AMD上海研发中心招聘ASIC Design Verification Engineer - SoC,请感兴趣的候选人务必以“所应聘职位_姓名_学历_专业_现公司名称_工作年限” 为标题,把简历以附件形式发送到maggie1.zhang@amd.com ,请在正文称述应聘理由与优势。

AMD’s SCBU APU Design Verification team is looking for highly motivated Verification Engineers to work on next generation APU SoC development.

KEY RESPONSIBILITIES:

-              Work closely with the SoC design team on understanding the APU system features being designed;

-              Develop and execute test plans for system level functional features related to Memory Controller/ Power Management/ Coherency / Security / Multi-Media …etc.

-              Design, implement and improve verification testbench in Verilog, System-Verilog, C/C++, OVM;

-              Develop and refine test libraries, model and test cases;

-              Apply functional coverage/assertion into testbench as enhancement;

REQUIREMENTS:

-              At least 5 years DV experience with good understanding on IP level verification and system level verification;

-              Good understanding on C/C++/Perl/Shell language;

-              Have experienced at least 1 complete production cycle;

-              Be fluent in English speaking and writing

-              Self motivated;

您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条


小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-19 16:33 , Processed in 0.018081 second(s), 8 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表