【Working with PLLs in PrimeTime】有点复杂，本大爷没仔细看

ys82 · 发表于 2013-7-23 11:23:24

马上注册，结交更多好友，享用更多功能，让你轻松玩转社区。

您需要登录才可以下载或查看，没有账号？注册

x

有点复杂

，不适合初学者，本大爷没仔细看，有兴趣的可以去研究，简介如下
ABSTRACT：
PLLs play an important role in modern high-speed designs, especially when configured for clock
tree insertion delay cancellation (IDC).  Modeling the behavior of such PLLs accurately in
PrimeTime can be a challenge.  This paper discusses basic modeling techniques for both standard
and multiplier IDC PLLs, duty cycle modeling, jitter and skew, and on-chip-variation effects.  The
classic OCV/PLL excess pessimism problem will be explained and examined, and a couple of
workarounds will be discussed, including a novel new technique developed by the author.

fkrhenryolanga · 发表于 2013-7-24 19:34:19

this is in english or chinese?

fkrhenryolanga · 发表于 2013-7-24 19:35:45

superb share. keep it up

fixit · 发表于 2013-7-27 14:35:39

看看是啥

Syn2012 · 发表于 2013-7-29 20:39:11

good material, thanks for your sharing!

Syn2012 · 发表于 2013-7-29 20:42:11

good material, thanks for your sharing!

chamot · 发表于 2013-8-8 00:53:31

有兄弟要討論一下嗎?

yesterdaymore · 发表于 2015-10-31 22:04:47

下来瞧瞧

jeffej · 发表于 2015-11-19 16:58:45

Working with PLLs in PrimeTime

yangzai1236 · 发表于 2015-11-23 20:51:34

回复 1# ys82

看看，感谢楼主

[资料] 【Working with PLLs in PrimeTime】有点复杂，本大爷没仔细看

马上注册，结交更多好友，享用更多功能，让你轻松玩转社区。

相关帖子