在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 1721|回复: 3

[招聘] Cadence SH/BJ 招聘 Principal/Lead Verification Engineer

[复制链接]
发表于 2013-5-30 18:09:04 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x


Principal/Lead Verification Engineer


Location: Shanghai/Beijing


Position description:

Deliver/implement advanced verificationsolutions by utilizing Cadence’s Incisive Verification product portfolio. Theengineer should be able to act as a strong team member and contributor, leadingteam projects and initiatives. Exercise judgment within generally definedpractices and policies.

Specificduties include:

--Deep understanding onASIC/SOC design flow

--Excellent knowledge of advanced verification methodologylike eRM/OVM/UVM

–Familiar with Cadence’s Incisive Plan to ClosureMethodology (IPCM)

--Proficiency in System Verilog,  System C and/or e(Specman)

–Developing and using Verification Components (eVC, OVC, UVC,VIP)
–Developing and using assertion basedverification and formal analysis methods

--Skilled in scripting language, such as Perl, C shell,Makefile
–Assessing the project verification requirements

–Operating in a lead role regardingarchitecting and implementation of project verification environment/solution.

–May coordinate/lead others within the scope of a definedproject


Essential Qualifications:

Must have BS degreewith 10+ years of applicable experience, MS degree with 7+years of applicable experience
in electricalengineering, microelectronics, comparable engineering science or solid statephysics. Essential that the individual demonstrates strong communication,verbal and written. Requires good communication skills in English.


DesirableQualifications:

Aminimum of seven years relevant experience in industry.

-Will have demonstrated hands-on experience and expertise with Cadence verification designtools or equivalent tools, flows and methodologies required to execute a verificationproject.

-Will have demonstrated successful completion of 10+ verificationprojects as an individual contributor

- Will have ARM based SoC designs at system projectverification experience


Ifyou have interest,PLS send your update CV to zhangyl@cadence.com

发表于 2013-5-30 20:42:04 | 显示全部楼层
招了好久吧, 要求很高么?
发表于 2013-5-30 20:49:54 | 显示全部楼层
要很多工作经验啊
发表于 2013-6-1 02:00:19 | 显示全部楼层
哎,只是会用他们软件。。。
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-19 08:30 , Processed in 0.020224 second(s), 9 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表