在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
12
返回列表 发新帖
楼主: ald_syn_cad

An Evaluation of CoWare Processor Designer for the Design of Embedded Processors

[复制链接]
发表于 2012-11-18 18:04:26 | 显示全部楼层
in my opinion, processors, designed with ESL processor design tools such as processor designer, are suitable for implementing processor cores in a multi-core SoC systems. because:

1) peripherals like amba AHB/APB bus, memory controller, JTAG, can come from your previous design or IP vendors.

2) in a multi-core SoC system, introducing an new processor core do not affect much other processor core or peripherals, from the hardware designer's perspective.

3) novel processor core can be quickly designed with ESL processor design tools if these tools can generate RTL implementation and provide all associated facilities like compiler.
And, the optimization of of automatically generated RTL code is not a hard work for a ASIC designer. because you can quickly shrink much the area only by replacing the memory in generated RTL code with  memory from FPGA or IC foundry, for it is the memory who take up much the processor's area.  if the timing is ok, you need not to optimize combinational logic only for area.
 楼主| 发表于 2012-11-18 19:31:51 | 显示全部楼层
Thanks for the opinions!
But let's first try your posted "processor designer 2012.06". If you have read the topic, your posted tool shows CRC error. Can you please reupload it?
发表于 2013-12-2 01:56:47 | 显示全部楼层
great doc
发表于 2015-4-30 13:12:55 | 显示全部楼层
great post
发表于 2015-4-30 13:30:44 | 显示全部楼层
nice post
发表于 2016-1-24 13:27:25 | 显示全部楼层
thank you.
发表于 2017-4-13 13:51:16 | 显示全部楼层
kankankankan
发表于 2017-6-5 18:17:04 | 显示全部楼层
thanks
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

小黑屋| 手机版| 关于我们| 联系我们| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2025-7-5 02:01 , Processed in 0.020386 second(s), 7 queries , Gzip On, MemCached On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表