|
发表于 2012-11-18 18:04:26
|
显示全部楼层
in my opinion, processors, designed with ESL processor design tools such as processor designer, are suitable for implementing processor cores in a multi-core SoC systems. because:
1) peripherals like amba AHB/APB bus, memory controller, JTAG, can come from your previous design or IP vendors.
2) in a multi-core SoC system, introducing an new processor core do not affect much other processor core or peripherals, from the hardware designer's perspective.
3) novel processor core can be quickly designed with ESL processor design tools if these tools can generate RTL implementation and provide all associated facilities like compiler.
And, the optimization of of automatically generated RTL code is not a hard work for a ASIC designer. because you can quickly shrink much the area only by replacing the memory in generated RTL code with memory from FPGA or IC foundry, for it is the memory who take up much the processor's area. if the timing is ok, you need not to optimize combinational logic only for area. |
|