Tanner V15.00 Win32 去dongle和谐版

amorn

Thanks for the share. I'd like to try.

jack328

『和諧版』是指不用 dongle 可直接運行嗎?

andy2000a

目前網路上 Tanner 15 ..應該是硬破 的 ..不須外掛其他的.
但不是 全都 ok ..部份軟體不能

至於 win7  ..先前網友說是不能跑
得 VMWARE + XP  跑 .. 就算用 win7 XP mode 還是不能用 32bit Ledit ..

目前網路只有 32bit 吧
64bit  一直沒看到 .

GOOGLE  idc.5iie  
集成电路设计软件 Tanner TOOLS 15.0 英文全功能 绿色版
=> 難到 連 x64 都被和諧掉了 ??

comas

good job ~~~

ykk1128

Thanks

hanggq

回复 1# jorison
thanks

acer1128

【软件名字】：Tanner EDA
【软件类别】：IC版图设计
【软件版本】：15.0 win32
【语言种类】：英文
【 ...
jorison 发表于 2012-9-6 22:37

                               
登录/注册后可看大图

Is the patch dongle use for diff ver ?

sathya

Parameter NMOS equations in terms of BSlMl parameters
for PMOS use Vsn, VSG ' VBS ' and VTRP
VTHN VFB+PHl+Kl . jPHl+ VSB -K2. (PHI+ VSB)
C~x EoxlTOX
KP MUZ· C~x
j3 KP·(WIL)
( 2 )
o (triode) VDS
VDS '::;; VGS - VTHN
j3 (VOS-VTHNlVDS-T (for Long L)
In (saturation) ~(Vos - VTHN)2[l +A(VDS- VDS."')] (for Long L)
VDS~ VGS - Vr HN
gm j3(Vos-VTHN)=j2j3ID orIDI(VT·NO)
~ Kl.(2jpHI+VSB) l-K2andgmb=gm'T\
r, 1/(A./D)

andy2000a

Parameter NMOS equations in terms of BSlMl parameters
for PMOS use Vsn, VSG ' VBS ' and VTRP
VTHN VFB+PHl+Kl . jPHl+ VSB -K2. (PHI+ VSB)
C~x EoxlTOX
KP MUZ· C~x
j3 KP·(WIL)
( 2 )
o (triode) VDS
VDS '::;; VGS - VTHN
j3 (VOS-VTHNlVDS-T (for Long L)
In (saturation) ~(Vos - VTHN)2[l +A(VDS- VDS."')] (for Long L)
VDS~ VGS - Vr HN
gm j3(Vos-VTHN)=j2j3ID orIDI(VT·NO)
~ Kl.(2jpHI+VSB) l-K2andgmb=gm'T\
r, 1/(A./D)
=> 這甚 ??

drc  command ??
drc error ?

run error ??

sathya

module encode (datain, dispin, dataout, dispout) ;
  input [8:0]   datain ;
  input         dispin ;  // 0 = neg disp; 1 = pos disp
  output [9:0]        dataout ;
  output        dispout ;


  wire ai = datain[0] ;
  wire bi = datain[1] ;
  wire ci = datain[2] ;
  wire di = datain[3] ;
  wire ei = datain[4] ;
  wire fi = datain[5] ;
  wire gi = datain[6] ;
  wire hi = datain[7] ;
  wire ki = datain[8] ;

  wire aeqb = (ai & bi) | (!ai & !bi) ;
  wire ceqd = (ci & di) | (!ci & !di) ;
  wire l22 = (ai & bi & !ci & !di) |
             (ci & di & !ai & !bi) |
             ( !aeqb & !ceqd) ;
  wire l40 = ai & bi & ci & di ;
  wire l04 = !ai & !bi & !ci & !di ;
  wire l13 = ( !aeqb & !ci & !di) |
             ( !ceqd & !ai & !bi) ;
  wire l31 = ( !aeqb & ci & di) |
             ( !ceqd & ai & bi) ;

  // The 5B/6B encoding

  wire ao = ai ;
  wire bo = (bi & !l40) | l04 ;
  wire co = l04 | ci | (ei & di & !ci & !bi & !ai) ;
  wire do = di & ! (ai & bi & ci) ;
  wire eo = (ei | l13) & ! (ei & di & !ci & !bi & !ai) ;
  wire io = (l22 & !ei) |
            (ei & !di & !ci & !(ai&bi)) |  // D16, D17, D18
            (ei & l40) |
            (ki & ei & di & ci & !bi & !ai) | // K.28
            (ei & !di & ci & !bi & !ai) ;

  // pds16 indicates cases where d-1 is assumed + to get our encoded value
  wire pd1s6 = (ei & di & !ci & !bi & !ai) | (!ei & !l22 & !l31) ;
  // nds16 indicates cases where d-1 is assumed - to get our encoded value
  wire nd1s6 = ki | (ei & !l22 & !l13) | (!ei & !di & ci & bi & ai) ;