在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
芯片精品文章合集(500篇!)    创芯人才网--重磅上线啦!
查看: 2904|回复: 1

[招聘] 【社会招聘】LSI上海研发中心2012年5月最新职位

[复制链接]
发表于 2012-4-28 17:11:31 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x

社会招聘】LSI上海研发中心20125月最新职位



有意者,请将简历发至:
Tracey.zheng@lsi.com

如有任何疑问,请发送邮件至Tracey.zheng@lsi.com或拨打电话021-24191709.

也可加我msn: zql975504@hotmail.com

或者微博啊:
http://www.weibo.com/u/1752448637

1.
Test Operations Manager

Responsibilities:

  • To support new product introduction into subcontractors and facilitate high volume ramp
  • Manage execution deliverables covering test programs and all the essential test hardware and co-work with supply chain management to meet/exceed on time deployment at subcontractors
  • Drive KPIs at subcontractors to meet/exceed LSI performance metrics expectations
  • Drive cost reduction and margin improvement initiatives to achieve the manufacturing cost objectives
  • Support new technology/best practices evaluation/assessment, early adoption and introduction into subcontractors
  • Ensure test process compliance to prevent manufacturing execursions
  • Ensure compliance of quality requirements at subcontractors

Requirements:

  • University graduate (EE degree) with 5 years or more in product, test, and high volume manufacturing operations experiences in the semiconductor area
  • Present managerial experience in MNC is preferred
  • Strong supplier management skill is desired
  • Solid background in high speed digital and mixed-signal testing is essential
  • Working experiences with ATE andancillary test equipments. Teradyne Catalyst/UltraFlex, Advantest T2000, Delta/Seiko Epson handlers and TEL/Accretech/Opus probers will be of advantage
  • C++ and/or Perl programming skills

2.
Read Channel Verification Engineer

JOB DESCRIPTION:

As a member of the Read Channel team, candidate must be willing to work as an extended

member of the design team. Duties will include functional verification of Storage read

channel mixed-signal IP. Candidate will be expected to contribute to design and development

of System verilog based verification environment and will be responsible for verification

closure of block/chip/system level functions for mixed signal based IP. Experience with

System Verilog and functional coverage methodologies are required. Must be willing to

follow a disciplined verification methodology and to work closely with a multi-location,

international design team. Excellent teamwork and communication skills are required.

PREFERRED EXPERIENCE:

BSEE with 3-5+ years of design and/or verification experience required, MSEE preferred.

Required knowledge and skills:

- Expertise in System Verilog required

- Good understanding of Digital Signal Processing

- Good understanding of Analog and Digital Circuits

- Very good analytical/debugging skill

- Good verbal and written communication skills

Desirable skills:

- Knowledge of Verilog-AMS, Perl

- Knowledge of verification methodologies including functional coverage and constrained

random testing

- Knowledge of VLSI design flows & DFT

- Familiarity of high level programming language

- Experience working with globally distributed team

Preamp Verification Engineer

3.

Preamp Verification Engineer

Job Description

LSI Corporation is known worldwide as a storage market leader. Our silicon-to-systems solutions empower disk drives with the intelligence, flexibility, speed and reliability needed for high-capacity storage across every market segment, from portable consumer electronics devices to personal computers to enterprise-class storage systems and networks. LSI's Storage Peripherals Division is seeking an experienced verification design engineer to join the pre-amplifier design team. Preamp design team members define, create, modify and verify high-speed custom integrated circuits for hard disk drive (HDD) and tape recording products using leading edge CMOS and BiCMOS technologies

- Work with a Preamp Development team to create verilog testbench components and simulation environment.

- Create product test plans, test cases and perform simulation and debug of Storage Preamp mixed-signal devices.

- Must be experienced with Verilog and Verilog AMS and knowledgeable with functional coverage methodologies.

- Ability to follow a disciplined verification methodology and work closely with a multi-location, international design team.

- Excellent teamwork and communication skills are required.

Requirements/Qualifications (Education)

- Preferred degree in Electrical or Electronic Engineering.

- BS required, MS or Ph.D. preferred

- The ideal candidate will have 5 years of experience as a member of a Design Verification team

- Experience with successful tapeout of SoC products from verification plan to sign-off including verification plan, reusable test bench development, random-constrained test case creation, RTL/Gate level simulation/debug, code/functional coverage analysis and regression

- Conversant with Verilog, SystemVerilog, Specman, Perl/Python/Tcl scripts, Makefile and EDA tools

- Experience with Assertion or Formal Verification a plus

- Strong communication skills (must be proficient in both spoken and written English)

- Able to travel internationally (to United States and throughout Asia

- Understanding of silicon process technologies (CMOS and Bipolar) and device physics would be a plus.

- Conversant with Verilog-AMS/Verilog-A and Analog Behavior Modeling would be a plus

- Proven analytical skills (application of math and physics to solve problems)

4.

Preamp Analog Modeling Engineer

Job Description

- Develop analog behavior models for Preamp analog IPs to support full chip Digital-centric Mixed-Signal (DMS) verification.

- Develop analog or mixed-signal behavior models for basic analog blocks, such as OSC, Regulator, digital I/O, ADC, DAC, etc. to support Analog Mixed-Signal (AMS) verification.

- Model verification by implementing mixed-signal simulation and analog spice simulation for results comparison.

- Model integration into DMS/AMS verification environment and assist full chip functional verification.

- Work with analog/digital/product engineers to implement documents of modeling work.

- Ability to follow a disciplined analog modeling methodology and work closely with a multi-location, international design team.

- Excellent teamwork and communication skills are required.

Requirements/Qualifications (Education)

- Preferred degree in Electrical or Electronic Engineering.

- BS required, MS preferred

- The ideal candidate will have over 3 years of experience on analog/mixed-signal design, verification or analog behavior modeling

- Good understanding of basic analog circuits like Op-Amp, OSC, bandgap, regulator, low/high pass filter, ADC/DAC

- Good at Verilog/Verilog-AMS or Vhdl-AMS coding, familiar with system-verilog or Tcl/Perl script is a plus

- Experience with the usage of various EDA tools such as Spectre, NC-Sim/irun, AMS simulator etc. is preferred

- Good knowledge of discrete signal processing is a plus

- Strong communication skills (must be proficient in both spoken and written English)

- Able to travel internationally (to United States and throughout Asia)

- Understanding of silicon process technologies (CMOS and Bipolar) and device physics would be a plus.

- Proven analytical skills (application of math and physics to solve problems)

5.
Digital Design Engineer-Shanghai


Job Description

- Candidates for this position should have experience in the design and design management of large, high-speed, mixed signal SoCs. The designs must have contained a variety of both hard and soft-macro IP blocks. The candidate should be an expert in all parts of the SoC flow from IP deliverable hand-offs (in RTL or gate), to synthesis, DFT and test insertion, floorplanning, P&R, timing closure, signal integrity, power analysis and verification. After at least 5 years of design experience the candidate should have 3 years of design management experience. MS or higher degree in EE is required.

Requirements/Qualifications (Education)

- MSEE or higher degree in EE required.

6.

Digital Design Engineer

Job Description

- Working with an Architecture/Algorithm Development Team to finalize system architecture

- for optimal implementation of digital signal processing algorithms, including architectural

- Definition and tradeoffs, die size, power estimation.

Requirements/Qualifications (Education)

- Digital logic design, verilog coding, logic synthesis, both RTL and gate level verification,formal verification and static timing analysis. Unix shell, Perl scripting, C/RTL co-simulation.

- Sound theory background of communication and Digital signal processing

7.
SerDes Field Coreware Engineer  

Job Description

The Field Coreware Engineer is a challenging and cutting-edge position with responsibilities to work closely with LSI internal IP development, foundation IP, methodology, and design center engineering/development teams to support complex ASIC designs. This position will support LSI/3rd Party IP for customer ASIC and internal ASSP designs providing “Best in Class” support

Strong communications skills are important for this position. This is a position for developing and honing verbal and written communication skills, and for interfacing to many different people and engineering organizations within and external to LSI. Position requires regular interface with LSI customers. A successful candidate will have a strong design background, debug skills, good scripting skills, and hands on experience with IP integration. This position will require travel and onsite support at times at the customer site.

Requirements/Qualifications (Education)

- 5-10+ years experience as an application, design or development engineer

- Experience developing IP or integrating/implementing IP in an SOC (System on Chip)

- Prior experience with RTL coding and verification a plus

- Knowledge in one or more of the following IP:

o SerDes

o Memory IF: DDR, etc,

o Protocol IP : PCIe, Ethernet (example: 10G-KR4), etc…

o Processors/Subsystems

o SOC interconnect: AMBA, etc.

- Must have the ability to understand Specifications

- Experience with EDA tools such as Simulators (Synopsys VCS, Cadence NC-Verilog, Mentor ModelSim), Synopsys IC Compiler, Synopsys PrimeTime SI

- Understanding of the ASIC Design Flow

o Design Closure STA (Static Timing Analysis) Constraints

o Simulation/Debug

o Basic understanding of DFT (Design for Test)

o Basic Understand Power Estimation & Optimization

- Experience Debugging Simulations

- Basic Understanding of System Architecture/Applications

- Prototyping/Emulator knowledge a plus

- Soft/People Skills:

o Customer support skills (Communication, Positioning etc.)

o Issue Solving

o Conflict Management

- Willing to learn, expand horizons

- Positive attitude and ownership taking a must

8.
Serdes Analog/Mixed-signal Design Engineer

Job Description

- Design and simulate mixed-signal circuitry for high-speed transceiver cores or products

- Create design documents based on the mixed-signal design flow

- Supervise physical layouts of analog circuits

- Work with test engineers to validate designs in silicon

Requirements/Qualifications (Education)

- BSEE/MSEE with more than 2 years of direct experiences in design of mixed-signal circuits, such as high-speed transceivers, amplifiers, phase-locked loops, and digital-to-analog converters. Knowledge in high-speed Serdes is a plus

9.

Serdes
ASIC Design Engineer


Job Description

- Looking for a candidate who is familiar with digital IC design methodologies, understands all stages of ASIC design flows, and is experienced with state-of-the-art design tools. The candidate has solid knowledge of timing closure and synthesis flow and is experienced in logic design and verification.

- Minimum requirements:* Knowledge of HDL and experience in behavioral and RTL coding, Verilog preferred

- Knowledge of logic synthesis and timing analysis.* dsp and communications background is a plus

Requirements/Qualifications (Education)

- B.S. required, MS/Ph.D. a plus. At least 3 years of experience.

10.

Signal Integrity & Application Engineer

IN JOB DESCRIPTION:

This position will define SI requirements on advanced memory interface solutions including

DDR3/4, RLDRAM III and ONFI 2.2 NAND Flash interfaces. Work in a co-design environment

by providing specifications to IO and package designers. Develop IP implementation

guidelines based on feasibility analysis and support internal design teams. Provide complete

application support to customers by providing SI Kits, Timing Budgets and System Design

Application Notes.

PREFERRED EXPERIENCE:

- Education Requirements: MSEE with 5 or BSEE with 7 years experience in high speed

interface design and signal integrity.

- Hands on experience with high speed interfaces (DDR1/2/3, RLDAM II, QDR SRAM,

Flash, USB) implementation and hardware system experience is a must..

- Experience in Serial Interface architecture, protocols, Backplane design/analysis is

preferable.

- System Signal Integrity analysis experience with HSPICE is must and familiarity with tools

such as Agilent ADS, Sigrity Power-SI, Ansoft HFSS, Apache tools.

- Knowledge of IBIS modeling, board & package model extraction, via modeling.

- Proficiency in Electromagnetic, Transmission-line & S-parameters theory and modeling.

- Understanding of signal integrity analysis parameters and evaluate trade-offs between

design parameters to determine an optimum solution space.

- Simulating and analyzing Power distribution network.

- Firmware knowledge and programming skills in Excel, PERL, Verilog and Matlab is

preferred.

- Experience using lab measurement tools such as oscilloscopes, TDR, VNA and software

tools such as Labview, PLTS.

- Strong written and oral communication in Chinese and English with customer service skills

11.
Package Design Engineer

Job Description

You will support the design of flip chip substrates, work closely with the LSI customers from design start to tooling completion steps. Work directly with program management, reliability, product engineering groups to align package design and materials necessary to support program schedule, and readiness for customer prototypes and production. Responsible for documentations associated with the substrate design release for tooling with the substrate suppliers as part of the design closure.


Requirements/Qualifications (Education)

3-5 year experience in the design and implementation of multilayer BGA substrate technology for support of single or multi-chip package constructions. Good hands on knowledge of Cadence APD design tool is required. Good communication and written skills required for design engagement with internal engineering teams and external customers. Must be detail oriented in design specifications, implementation, reviews with customers. Background in organic substrate manufacturing processes is desired. Familiarity with the influence of physical design parameters affecting electrical/ thermal performance of packaging technologies desired. Knowledge of flip chip assembly processes. Familiar with electrical and thermal characteristics of packages.
Familiarity and hands on knowledge of Microsoft project, word, excel.
Excellent written and spoken skills in Mandarin and English.



12.
Software Quality Assurance(SQA)


Education and Experience Requirements

BS in Electrical Engineering, Computer Science, or Computer Engineering is required with 6+ years of firmware development.

M.S. preferred with 4+ years in software / hardware validation

Knowledge, Skills, and Abilities

-
Quick learner with high level of self-motivation and dedication, with ability to deliver high quality products on time

-
Meticulous, methodical, uncompromising, and creative in
testing

-
Experience in software debugging, problem creation and trapping

-
Experience in devising testing / validation methodology is strong plus

-
Communicate effectively in a team, able to multitask effectively in fast-paced environment.

-
Understanding of NAND Flash concepts, knowledge of Flash management techniques, including wear leveling, garbage collection (strong plus).

-
Knowledge and hands-on experience with storage protocols is preferred (SAS / SATA)

13.
Firmware Engineer

Education and Experience Requirements

BS in Electrical Engineering, Computer Science, or Computer Engineering is required with 6+ years of firmware development.

M.S. preferred with 4+ years in firmware development.

Knowledge, Skills, and Abilities

-
Must demonstrate expertise in design and implementation of event-driven, real time firmware solutions using C/C++ programming

-
Must be able to work with ASIC and software engineers in a collaborative environment

-
Quick learner with high level of self-motivation and dedication, with ability to deliver high quality products on time

-
Must have an excellent computer science background and demonstrated strength in designing efficient embedded firmware for storage or networking products

-
Firmware/System debug skills utilizing debugger, protocol analyzer is required

-
Good understanding of RTOS concepts including task switching, deadlocks, and resource management issues is required

-
High level of skill in problem recreation, trapping and resolution, possess good written and verbal communication skills.

-
Communicate effectively in a team, able to multitask effectively in fast-paced environment.

-
Understanding of NAND Flash concepts, knowledge of Flash management techniques, including wear leveling, garbage collection (optional but strong plus).

-
Knowledge and hands-on experience with storage protocols is preferred (SAS / SATA)

14.
Labview Programmer

Job Description

   Support the development of high speed analog and mix signal products with focus on test automation system development. The successful candidate should have demonstrated proficiency in working with electronic and semiconductor RF and DC test equipment, test automation, debug, and run-time optimization problems. The candidate is expected to develop and maintain test program/system, implement program for new test methodology.

Responsibilities

  Write LabVIEW and Teststand based automated test programs, support device characterization and in-house production testing

  Develop maintain database to support test automation and reports management.

Develop reporting for test automation system.

  Develop schedules and status reports to track test development progress.

  Take initiative and work independently and without direct daily supervision to complete assigned tasks to defined work schedules

Requirements

  BS or MSEE in electrical engineering, Computer science, or related areas.

  Demonstrated proficiency with Diadem,  LabVIEW and TestStand programming.  Familiarity with C#, VB, Java is a plus.

  Hands-on experience on design and development of software control systems for automated test equipment.

  Excellent knowledge of general lab equipment and basic measurement techniques.  Hands-on experience with oscilloscopes, Power supplies, Network Analyzers, DMMs, etc.

  Understands the protocols of common interfaces and busses such as RS232, GPIB, SPI, Ethernet, USB

  Self-motivated,  enjoy problem solving and finding creative solutions to challenging situations

logic thinking, high responsible, cooperative, professional attitude and willing to share knowledge/findings with team

15.

Embedded  Software Engineer

Job Description

   Support the development of high speed analog and mix signal products with focus on test automation system development. The successful candidate should have demonstrated proficiency in working with electronic and semiconductor RF and DC test equipment, test automation, debug, and run-time optimization problems. The candidate is expected to develop and maintain test program/system, implement program for new test methodology.

Responsibilities

  Write C- and assembler-based automated test programs, support device characterization and in-house production testing

  Develop schedules and status reports to track test development progress.

  Take initiative and work independently and without direct daily supervision to complete assigned tasks to defined work schedules

Requirements

  BS or MSEE in electrical engineering, Computer science, or related areas.

  Demonstrated proficiency with embedded C/C++.  LabVIEW,  TestStand, Diadem, C#, VB, Java programming is a plus.

  Hands-on experience on design and development of embedded software systems for automated test equipment.

  Excellent knowledge of general lab equipment and basic measurement techniques.  Hands-on experience with oscilloscopes, Power supplies, Network Analyzers, DMMs, etc.

  Understands the protocols of common interfaces and busses such as RS232, GPIB, SPI, Ethernet, USB

  Self-motivated,  enjoy problem solving and finding creative solutions to challenging situations

logic thinking, high responsible, cooperative, professional attitude and willing to share knowledge/findings with team

发表于 2014-7-18 11:47:18 | 显示全部楼层
i am from india, is there any chance to apply these jobs.
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条

小黑屋| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-5-22 03:03 , Processed in 0.032970 second(s), 10 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表