问一个systemverilog 字符串串联的问题

tiangua

直接用{}不行？

liangheng

学习了
谢谢

freedos

用$sformat搞定了。在irun中应该是：$sformat(s,"tmp%h",i);
出来结果是tmp7
oscillator_cn1 发表于 2012-3-12 14:40

                               
登录/注册后可看大图

谢谢将你的解决方法写出来！


   

Useful SystemVerilog System Tasks
Task Name	Description
$sscanf(str,format,args);	$sscanf 将字符串按照某个模板格式进行扫描，其字符串格式和C语言中的printf()函数类似
$sformat(str,format,args);	$sformat是$sscanf的反函数。将字符串按照给定的格式填入相应的参数args中
$display(format,args);	$display就是Verilog的printf语句，在stdout上显示格式化的字符串
$sformatf(format,args);	$sformatf任务和$sformat相似，除了其返回字符串结果。字符串作为$sformatf的返回值，而不是像$sformt一样放在第一个参数上。

masaka_xlw

同志们得勤翻看sv LRM， 里面有明确的内容解决这问题：
In Verilog, the ‘define macro text can include a backslash ( \ ) at the end of a line to show continuation on          
the next line.          
In SystemVerilog, the macro text can also include `", `\`" and ``.          
An `" overrides the usual lexical meaning of ", and indicates that the expansion should include an actual quo-         
tation mark. This allows string literals to be constructed from macro arguments.          
A `\`" indicates that the expansion should include the escape sequence \", e.g.          
`define msg(x,y) `"x: `\`"y`\`"`"          
This expands:          
$display(`msg(left side,right side));          
to:          
$display("left side: \"right side\"");          
A `` delimits lexical tokens without introducing white space, allowing identifiers to be constructed from argu-         
ments, e.g.          
`define foo(f) f``_suffix          
This expands:          
‘foo(bar)          
to:          
bar_suffix

allangoing

$psprintf()可以返回字符串

uiwjyb

反正总而言之就是用sformat这个函数是么