在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 4736|回复: 14

[招聘] Talentsii 猎头代某500强美资芯片公司招:Mixed Signal Design Engineer

[复制链接]
发表于 2011-8-31 11:12:31 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
Talentsii猎头公司代某世界500强美资芯片公司招聘若干Mixed Signal Design Engineer
工作地点:上海

有意者请将中英文简历发至公司邮箱:
echo.tao@talentsii.com
任何问题均可以联系MSN:
Echo.Tao@hotmail.com


POSITION:


Mixed Signal Design Engineer




JOB DESCRIPTION:

As part of Digital Design Team, you have the opportunity to be creative, technical and innovative while creating the world’s lowest power microcontroller.
As part of the Development Team, you will work closely with Systems and Engineering to understand and provide feedback on the specification and Design-For-Test strategy.
We are looking for a result oriented and highly self-motivated engineer to take responsibility for the design of ultra low power mixed-signal SOCs in CMOS processes.


·Work out chip architecture trade-offs in order to ensure spec compliancy and superior performance at competitive energy efficiency levels

  • Develop and implement ultra-low power techniques
  • Design, verify and debug analog/digital circuits by using state of the art process technologies
  • Develop behavioral models of mixed signal blocks
  • Drive top level design flow, assembly and verification (e.g. AMS)
  • Hold design reviews (including external subcons)
  • Documentation of systems, modules, including implementation
  • Support lab characterization and debug
  • Technical supervision of IC layout designers


QUALIFICATIONS:


The ideal candidate will have:
·Master degree or equivalent in electrical engineering
·At least 2+ years of professional experience in mixed signal circuit design

·Microcontroller design experience
·Advanced low-power design techniques
·Proficient knowledge of Verilog and VHDL for synthesis and simulation
·Professional experience with Cadence Encounter RTL compiler, Timing System and Cadence IUS alternatively Synopsys Design Compiler, Primetime.
·IC design tools (Cadence/Spice) knowledge
·A good Assembly programming knowledge
·Team player with good inter-personal communication skills and proven ability to collaborate with people from different functions, cultures, and sites in order to complete objectives

·A very good command of written and spoken English
 楼主| 发表于 2011-9-2 09:47:14 | 显示全部楼层
继续求人,周末愉快!:)
 楼主| 发表于 2011-9-5 13:24:33 | 显示全部楼层
 楼主| 发表于 2011-9-9 15:38:45 | 显示全部楼层
节日快乐!
发表于 2011-9-11 00:50:49 | 显示全部楼层
人气不旺啊
发表于 2011-9-11 00:51:26 | 显示全部楼层
人气不旺啊
 楼主| 发表于 2011-9-13 14:10:03 | 显示全部楼层
 楼主| 发表于 2011-9-15 18:07:59 | 显示全部楼层
顶顶顶,继续招聘
 楼主| 发表于 2011-9-16 18:18:53 | 显示全部楼层
大家周末愉快
 楼主| 发表于 2011-9-19 13:53:50 | 显示全部楼层
新的一周开始了,:)
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条

小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-9-21 03:23 , Processed in 0.033861 second(s), 10 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表