在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 25426|回复: 78

[资料] custom explorer 2010.12

[复制链接]
发表于 2011-4-5 02:53:05 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
本帖最后由 gitarrelieber 于 2011-4-5 04:32 编辑

CustomExplorer™ and Custom WaveView™ form a comprehensive transistor-level debugging environment for analog, mixed-signal and SoC designs. CustomExplorer provides a host of tools for navigating transistor-level designs and verifying simulation results.

cx_vE-2010.12_common.rar

6.29 MB, 下载次数: 559 , 下载积分: 资产 -3 信元, 下载支出 3 信元

cx_vE-2010.12_sun4_u5.part1.rar

13.35 MB, 下载次数: 264 , 下载积分: 资产 -5 信元, 下载支出 5 信元

 楼主| 发表于 2011-4-5 02:54:27 | 显示全部楼层
本帖最后由 gitarrelieber 于 2011-4-5 03:45 编辑

Introduction
CustomExplorer is tightly integrated with Custom WaveView, enabling customizable waveform analysis. Custom WaveView provides powerful tools for displaying waveforms, performing calculations and making measurements (see Figure 1). Together, these tools aid designers in rapidly performing customized advanced analyses in a highly-productive design debugging and waveform analysis environment.

cx_vE-2010.12_amd64_re4.part1.rar

13.35 MB, 下载次数: 547 , 下载积分: 资产 -5 信元, 下载支出 5 信元

part1

cx_vE-2010.12_amd64_re4.part2.rar

13.35 MB, 下载次数: 525 , 下载积分: 资产 -5 信元, 下载支出 5 信元

part2

cx_vE-2010.12_amd64_re4.part3.rar

12.68 MB, 下载次数: 673 , 下载积分: 资产 -5 信元, 下载支出 5 信元

part3

 楼主| 发表于 2011-4-5 02:56:01 | 显示全部楼层
本帖最后由 gitarrelieber 于 2011-4-5 04:04 编辑

CustomExplorer Design Browsers
The Design Browsers allow quick access to the most complex hierarchy design data. After loading a netlist or simulation results, the user can probe the design’s hierarchy by expanding the Lint, File, Deck, Flat or Output View tabs. These views, shown in Figure 2, work in concert and provide rapid access to all of the contents of the design or of a given level of hierarchy whether working with SPICE or DSPF netlists or a mix of both.

cx_vE-2010.12_i86_re4.part1.rar

13.35 MB, 下载次数: 486 , 下载积分: 资产 -5 信元, 下载支出 5 信元

cx_vE-2010.12_i86_re4.part2.rar

13.35 MB, 下载次数: 438 , 下载积分: 资产 -5 信元, 下载支出 5 信元

cx_vE-2010.12_i86_re4.part3.rar

11.26 MB, 下载次数: 429 , 下载积分: 资产 -4 信元, 下载支出 4 信元

 楼主| 发表于 2011-4-5 02:57:04 | 显示全部楼层
本帖最后由 gitarrelieber 于 2011-4-5 04:14 编辑

SPICE Lint View
CustomExplorer’s SPICE Lint View performs compatibility checks that can be used to verify that the netlists being simulated conform to the proper syntax before wasting time on a long simulation before finding a problem. These checks are performed automatically as the netlist is read in with all errors or warnings being flagged in the SPICE Lint Window.

    * Simulator Control Option Checks
      Verifies that the proper syntax has been used for all simulator analyses preventing wasted simulation time
    * Parameter Passing Rule Checks
      Verifies that all parameters are properly defined before use and properly passed through the hierarchy. Parameters that are redefined or recursively defined are also found
    * Element Parameter Rule Checks
      The element parameter rule checks also finds and flags parameter values that are set above user definable thresholds. This includes looking for element parameter Negative capacitance/resistance, model selector problems, irregular element values and sizes, non–positive subcircuit multiplier and PWL stimuli statements with sharp slews
    * Design Connectivity Rule Checks
      Finds and flags problems with floating nodes or blocks, global nodes that are not driven by any source, DC-floating MOS gate and nodes, dangling element terminals, and floating transient sources. This helps the designer to deliver a quality netlist to the simulator of choice
 楼主| 发表于 2011-4-5 02:58:09 | 显示全部楼层
File View
Netlists for custom digital and AMS designs can be very large and complex. The File View window shows the collection of files that are referenced in the top-level netlist including complete paths to those files. CustomExplorer follows all .Include and .Lib statements to ensure that all parts of the netlist are checked.
 楼主| 发表于 2011-4-5 02:59:45 | 显示全部楼层
Deck View
The Deck View tab displays the hierarchical content of the design netlist allowing the designer to query the contents of a design or cell. Selecting a subcircuit in the Deck View displays the contents of that subcircuit as well as displaying the interface pins and netnames, and parameters in the Cell View.
 楼主| 发表于 2011-4-5 03:02:25 | 显示全部楼层
Cell View Window
Selecting a component or subcircuit in the Deck or Flat View tabs presents the user with a picture of that object in the Cell View window. Included in the diagram are the name of the object, its terminal names and the nets that connect to it. In the case of subcircuits, the internal netnames are also displayed making it easy to follow nets up and down the hierarchy through subcircuit boundaries. CustomExplorer’s Net Tracer can also be used to follow changing netnames with ease through the design’s hierarchy.
 楼主| 发表于 2011-4-5 03:03:43 | 显示全部楼层
Fully Integrated with Custom WaveView
The Waveform Window is Custom WaveView, the industry standard for waveform analysis and measurement. Custom WaveView provides a host of capabilities for displaying, measuring, manipulating and saving simulation results. In addition to multiple panels containing waveforms, Custom WaveView also provides the ability to display more than one waveform tab allowing the designer to mix and match time and frequency domains in a single session.

Custom WaveView is a full analog and mixed-signal display and analysis environment, reading simulation results from either analog or digital simulators and allowing complete conversion between views. For instance, Custom WaveView can read in the analog results of an HSPICE simulation, convert those waveforms to digital (single or multi-bit with user selectable thresholds) and export those results for use in a digital simulation.
发表于 2011-4-5 08:23:17 | 显示全部楼层
thanks!!!
发表于 2011-4-6 20:58:52 | 显示全部楼层
thanks for sharing
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条


小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-22 03:44 , Processed in 0.026806 second(s), 9 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表