在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 2442|回复: 5

[招聘] IC design@上海紫竹

[复制链接]
发表于 2011-4-3 18:06:39 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x

(Senior)  Digital IC Design Engineer FE Design

Duties

• IP design and support for digital baseband of cellular phones

• Digital SOC design and integration for chips

Requirements

• B.Sc. degree or above in Semiconductor, Electronics Engineering areas

• 2 years or above design experience in industry

• Good knowledge of design flow including documentation, VHDL/verilog coding, code check, equivalence check, synthesis, timing analysis and RTL simulation.

• Good knowledge of AMBA AHB/AXI protocol is preferred.

• Good knowledge in UPF/IP-XACT based design flow is a big plus.

• Hands on experience in digital IC design EDA tools, such as NCSim/Questasim, Design Compiler, Formality, Primetime etc.

• Good communication skill, will have frequent communication with foreign teams.

• Good written and spoken English is mandatory.



        (Senior) Digital IC Design Engineer (Verification)

Job Description:

• IP verification and support for digital baseband of cellular phones

• Digital SOC verification for chips

Requirements

• B.Sc. degree or above in Semiconductor, Electronics Engineering areas

• 2 year or above design experience in industry

• Be familiar with the IP-level and system-level verification methodology

• Be capable of setting up suitable /complete verification environments and have solid skills of creating complete test cases for target design and debugging tough problems

• Good knowledge in low power design and verification is a big plus

• Good knowledge of Verilog/VHDL/Assembly/C programming

• Be familiar with verification languages such as specman, SystemVerilog and PSL, etc

• Good communication skill, will have frequent communication with foreign teams.

• Good written and spoken English is mandatory


Senior IC Design Engineer (backend)

Job responsibilities:

Implements IC design with emphasis on backend tasks, including Synthesis, floorplan, power planning, PnR, CTS, parasitic extraction, STA, and etc under division quality process and autonomously within work plan.

Contributes to the definition of the technical documentation.

Investigates initiates and puts in place new practices.

Evaluates new tools/new technologies

Contributes to knowledge sharing within team and outside teams.

Helps out with the training linked to deliverables such as design, train the trainers, etc.

Tracks what is state-of-the-art knowledge of SoC design.

Proposes new solutions and promotes them within division or across organizations.

Participates with the peers in different domains to resolve problems.

Reports and interfaces with other contributors to the project.

Job Qualifications:

A BS/MS degree in electrical engineering or related discipline.

More than 3 years (for MS) or 4 years (for BS) experience in backend SoC design with proven SoC tapeout experience.

Expertise in Synthesis, floorplan, PnR, SI, LP design, CTS in deep sub-macro design.

Experience in synopsys/cadence design tools and flows.

Experience in data management tools such as DesignSync or Clearcase.

Excellent knowledge in scripting languages (Perl, Tcl, Shell, …) and design languages (Verilog/VHDL)

Strong timing closing and power optimizing capabilities.

Excellent analytical, debugging and solving skill.

Open mind, self-motivated, good communication skills and ability to excel in a team environment.

Experience in Frontend and DfT is plus

Experience in Apache (power analysis) design tools and flows is plus

Preferred degree: MS




If you are interested in this opportunity with my client , please feel free to contact me,Carrie Hu, in the strictest of confidence, by email at carrie-hu@kthr.com, or phone : + (86)021-61023600-825, or mobile + 86)139 1607 0643.
You can also contact me via LinkedIn or MSN as follows:
LinkedIn: carrie-hu
MSN/email: mimmimhu@msn.com
We also looking for candidates having  experience in analog/Verification/Backend/dft/CAD/software/firmware/Hardware/fae/sales/marketing for other top companies.
发表于 2011-4-6 11:13:06 | 显示全部楼层
不知道待遇怎样
发表于 2011-4-8 04:36:44 | 显示全部楼层
bucuo~~~
发表于 2011-4-10 12:44:24 | 显示全部楼层
look,look!
发表于 2011-4-10 17:43:17 | 显示全部楼层
look,look !!
发表于 2011-4-11 00:39:23 | 显示全部楼层
紫竹除了BCD,ST还有第三家IC Design House?
莫非是交大哪个老师在数码港里面开的?
求真相
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-17 15:34 , Processed in 0.023359 second(s), 10 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表