在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 2788|回复: 3

[招聘] 急聘Staff Physical Verification Engineer 上海

[复制链接]
发表于 2011-3-24 11:05:28 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x

Staff Physical Verification Engineer

Responsibilities:

Assist multiple Zoran design groups in physical verification (DRC/LVS/ERC/Antenna), chip-level layout and tapeout reviews, as well as maintaining physical verification flow, layout and add-on tools. You also will take physical design (P&R) projects from time to time.

Qualifications:

Expert user of Cadence Virtusso, Laker or Mentor IC-Station.

Expert user of Mentor*s Calibre or Synopsys* Hercules runsets or ruledecks creation and debugging.

Must be programming-minded capable of writing Tcl or Perl.

In-depth understanding of fabrication processing steps used in major foundries.
Proven track records of working independently on running and debugging chip-level DRC/LVS/ERC/Antenna results.

Self-motivated team worker, good verbal and written communication skills.

Knowledge of Synopsys Place-and-Route tools

Must able to work under tapeout pressure and tight schedule

8+ years of direct experience on IC layout, physical verification and tapeout (MS 6+years)

工作地点:上海

公司性质:美资原厂

MSN:cavell2010@hotmail.com

发表于 2011-3-25 09:24:24 | 显示全部楼层
It looks not bad
发表于 2011-3-25 11:01:06 | 显示全部楼层
It looks good, but very hard!
 楼主| 发表于 2011-3-28 09:28:06 | 显示全部楼层
Maybe you can tell your friends about this position,thank you very much!
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

小黑屋| 手机版| 关于我们| 联系我们| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2025-7-19 23:38 , Processed in 0.023324 second(s), 10 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表