在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 2829|回复: 3

[招聘] AMD(上海)刚刚出来的新职位。

[复制链接]
发表于 2011-2-27 14:58:44 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
AMD(上海)刚刚出来的新职位。
2011/02/23

Sr.PCB Layout Engineer

Graphics Platform Engineering Team has immediate opening for a Sr. PCB layout engineer. Key responsibilities and requirements listed below
KEY RESPONSIBILITIES
1.AMD graphics and CPU MB, and server HST PCB layout
2.Customer support on PCB layout issues
3.PCB layout new technology development

REQUIREMENTS
1.B.Sc. or M.Sc. In EE or CS or equivalent is required
2.Good English required – verbal and written
3.Mandarin

EXPERIENCE AND SKILLS
1.A minimum of 6+ years hands on experience for PC/server motherboard or graphics board PCB layout design(6+ years as a bachelor, 4+ years as a master)
2.Skillful to operate Cadence Allegro, Concept, ProE along with strong skills in designing high speed, multi layer, high density designs, Analog/RF layout and power supply layout.
3.Hands on experience to create and manage PCB library
4.Highly self-motivated and a self starter and have good communications skills. ?
5.Good knowledge of IPC specifications, PCB manufacturing and assembly process




MTS Staff Design Verification Engineer for Graphics Hardware
JOB DESCRIPTION
Processor silicon interface functional and electrical validation engineer.In this role, this engineer will be part of a highly technical team that develops test plans, completes functional & electrical validation, & debugs issues for new processor silicon interface features with strong focus on power management.

SKILLS REQUIRED
1) BS-EE / BS-CE / Masters plus at least 5 years directly related experience. An advanced degree will be considered a plus.
2) Requires experience and demonstrated technical expertise in the development & execution of platform level electrical & functional test plans. Platform level electrical characterization experience with processor I/O interfaces is considered a plus.??
3) Requires experience and demonstrated technical expertise in the debug of processor & PC platform I/O interfaces
4) Demonstrated experience with or knowledge using oscilloscopes, reading schematics and layout documentation, and MS Windows and Office applications.?
5) Experience in software development including using languages such as Perl & Ruby to be used in silicon validation test plan development & execution
6) Requires good written and oral communication skills.??Demonstrate the ability to communicate with a variety of engineering disciplines and management.???

DESCRIPTION OF DUTIES
1) Writes comprehensive electrical & functional test plans for the processor interface validation of processors
2) Executes electrical & functional test plans for AMD processors using hardware & software validation tools, oscilloscopes, & logic analyzers.
3) Debug of electrical & functional issues for new processors
4) Provides detailed input into the platform definition & review of platform designs used in the silicon validation of new processors.
5) Provides technical guidance and training to less experienced engineers and technicians in the planning, test, & debug processor validation

有兴趣的朋友可以发email给我,内部推荐,成功率很高。
email:amd.hire@gmail.com
发表于 2011-3-9 18:32:27 | 显示全部楼层
没有前端的职位?
发表于 2011-3-9 22:37:31 | 显示全部楼层
好东西
发表于 2011-3-16 15:34:03 | 显示全部楼层
回复 1# amd.hire


    没有其他职位了?
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

小黑屋| 手机版| 关于我们| 联系我们| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2025-5-14 23:18 , Processed in 0.031229 second(s), 12 queries , Gzip On, MemCached On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表