在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
EETOP诚邀模拟IC相关培训讲师 创芯人才网--重磅上线啦!
查看: 1458|回复: 1

[资料] TI公司针对减少EMI给的PCB设计指南

[复制链接]
发表于 2011-1-13 10:49:24 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
General layout guidelines for printed circuit boards (PCB), which exist in relatively obscure documents, are summarized. Some
guidelines apply specifically to microcontrollers; however, the guidelines are intended to be general, and apply to virtually all
modern CMOS integrated circuits. This document covers most known and published layout techniques as applied in a
low-noise, unshielded environment. Efforts have been made to target two-layer boards, and the maximum acceptable noise
level is assumed to be 30 dB, or greater, more stringent than FCC Part 15. This level seems to be the upper limit of acceptable& X. {) r3 `# x" s
noise in European and U.S. automotive markets.5 Q  O7 O6 |& q1 e" x3 d4 [$ N
This document does not always explain the why’s of a given technique because it is intended only as a reference document,( n1 ~% l/ Y+ o9 E  W' u
not a teaching aid. The reader is cautioned against making the assumption that although on a prior design a given technique- E+ d$ ~2 A! J3 o3 D+ d
was not applied and the unit had acceptable performance, that the technique is not useful. Over time, as IC devices increase
in speed and density, every method to isolate and reduce noise will be required.) p; l& a* S2 `' \2 v
........
........"

TI公司针对减少EMI给的PCB设计指南
http://bbs.hhzn.cn/forum.php?mod=viewthread&tid=212&fromuid=90
发表于 2011-1-13 16:02:31 | 显示全部楼层
good reference
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条


小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-25 08:36 , Processed in 0.039095 second(s), 8 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表