在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 2045|回复: 1

[招聘] 数字IC设计工程师Job opportunity

[复制链接]
发表于 2010-11-28 15:24:00 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
本帖最后由 carrie_kthr 于 2010-11-28 15:26 编辑

广大工程师朋友,希望大家能捧个场,看看下面的JD哈,有想法有兴趣可以联系我carrie.
我的linkin:http://cn.linkedin.com/pub/carrie-hu/27/971/74b
我们数字方面北京和上海的都有机会,重点是招DTV,音视频方面的

senior audio digital ic desing engineer
Job Duties:
1. Toplevel integration and verification of IP deliveries
2. interact closely with the Audio IP team (Freiburg, Germany)
3. Gate Level Synthesis of IP deliveries with constraining, timing analysis, logic
equivalency check
4. Interact closely with the Physical Design team on floor planning and timing issues
5. Support frontend and backend team through the whole design flow until tapeout (in
Freiburg, Germany and in Shanghai)
Job Duties:
1. Toplevel integration and verification of IP deliveries
2. interact closely with the Audio IP team (Freiburg, Germany)
3. Gate Level Synthesis of IP deliveries with constraining, timing analysis, logic
equivalency check
4. Interact closely with the Physical Design team on floor planning and timing issues
5. Support frontend and backend team through the whole design flow until tapeout (in
Freiburg, Germany and in Shanghai)

logic design 各种level的

Job Duties:
IC logic design(Front End)for Video Quality Processing ICs or SOCs(System on Chip),
including Video Algorihm development Verilog RTL coding, Syathesis, StatiTiming Analysis,
Integration and Verification, FPGA emulation adn C/C++ Modeling.
Qualifications: (Education, Experience, etc.)
1.Education: Major in EE or related, Master or above.
2.Familiar with EE logic design flow, such as RTL coding, simulation and synthesis.
3.can write C mode and RTL to implement algorithms.
4.Working experience preferred, but not a must.
5.Familiar with TV system and video processing algorithms is preferred, but not must.
6.Good personal characteristics as an employee good communication ability and co-work sprit

ic design engineer
Job Duties:
As a IC Design engineer, you will work in a highly innovative and motivated design team on
next generation demodulator IP/Standalone chip development includes:
1.Preparation and review of functional and design specification.
2.Implementation Spec and micro architecture definition based on the matlab, C or SystemC
model.
3.Coding of functionality with VHDL or Verilog.
4.Verification and simulation of needed functionality from block level to top level.
5.Synthesis/STA/Lint Check/Formal Check on given block.
6.Demodulator IP integration in SOC Chip.
7.Validation demodulator IP/Standalone Chip.
Qualifications: (Education, Experience, etc.)
1.Bachelors with 4+ ASIC related experience or masters degree with 2+ related experience.
2.Programming skills in VHDL, Verilog, C/C++ and any script language (such as unix shell,
tcl, perl etc)
3.Expertise in logic block designs, simulation, synthesis and static timing analysis.
4.Working knowledge of telecommunication and demodulator is a good plus.
5.Experience with emulator (AXIS, Veloce) is a good plus.
6.Good communication, learning skills.
7.Fluent in spoken and written English.

还有个是STB/DTV方面的

Sr. IC Logic Design Engineer

Job Duties:

(Moving toward a central SoC-Infra/CPU team to support both STB/DTV development and due to the urgent request from Kronos project, need to move SoC-infra expansion quickly. We need to add four person for the following –

(1)
One senior to own PMAN builder

(2)
One senior to own PMAN simulation

(3)
One senior to own DDR3-Phy/PCTL of C40 and Kronos project

(4)
One senior to own overall IP2055 for Kronos project)

Duty: Participate in SOC logic design, simulation, Synthesis and timing analysis. Chip bring up, support Validation Team, SW and FAE team. Field support Customer at special urgent case.

Qualifications: (Education, Experience, etc.)

1. Education: Major in EE or related, Master or above;

2. Familiar with Verilog and VHDL;

3. Knowledge of computer architecture, ASIC design flow, HW system;

4. Three years of experience of IC logic design for peripheral interface;

5. Good personal characteristics as an employee, good communication ability and co-work sprit; 6. Good communication and interpersonal skills.

Carrie
http://cn.linkedin.com/pub/carrie-hu/27/971/74b
=======================================
Shanghai Key-Team Human Resources Consulting Co.,Ltd
Add: Room 1310, Huashen building , No.1085 Pudong South Road, Shanghai China
Tel: (86)021-61023600-25
Mobile86)139 1607 0643
Email:
carrie-hu@kthr.com  
MSN:mimmimhu@msn.com
http://www.kthr.com





发表于 2010-11-29 20:18:33 | 显示全部楼层
谢谢louzhu分享!
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条


小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-25 01:20 , Processed in 0.020833 second(s), 9 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表