|
|
|
马上注册，结交更多好友，享用更多功能，让你轻松玩转社区。
您需要 登录 才可以下载或查看，没有账号？注册
x
本帖最后由 angelweishan 于 2010-7-12 10:49 编辑
Advanced Analog IC Design Lecture Notes
1. Intro
2. Feedback
3. Discrete-Time Signal Processing
4. Switched Capacitor
5. Data Converter Basics
6. Sample-and-Hold
7. Integrating ADC
8. Successive Approximation ADC
9. Algorithmic ADC
10. Pipelined and Subranging ADCs
11. Flash ADC
12. Comparator
13. DAC
14. Sigma-Delta ADC
%%%%%%%%%%%%%%%%%%
One of the ADC Matlab code
%%%%%%%%%%%%%%%%%%
% 1.5-b/s Pipelined A/D behavior model;
% a_in is the analog input, d_out is the digital output, and d_code is the
% vector of weighted partial decisions from individual stages;
disp(' Simulating ADC...');
cap_sigma = (0)*ones(num_bit-2,1);
cmp_sigma = (0)*ones(num_bit-1,1);
caps_1 = 1*ones(1,num_bit-2)+randn(1,num_bit-2).*cap_sigma';
caps_2 = ones(1,num_bit-2)+randn(1,num_bit-2).*cap_sigma';
%caps_1(1) = 1.2; caps_2(1) = 1;
caps = [caps_1; caps_2];
gains = 10^(200/20)*ones(1,num_bit-2);
offsets = 0*randn(1,num_bit-2);
disp([caps; gains]);
a_res = zeros(num_sample,num_bit-1);
a_res(:,1) = a_in;
d_code = zeros(num_sample,num_bit-1);
scheme = 2; % 1 for normal quantization, 2 for SRT algorithm.
for k = 1:num_bit-2
d_code(:,k) = quantize(a_res(:,k),1,cmp_sigma(k),scheme);
a_res(:,k+1) = residue(a_res(:,k),d_code(:,k),caps(:,k),gains(k),offsets(k));
% d_code(:,k) = d_code(:,k)*2^(num_bit-1-k); % unipolar coding
d_code(:,k) = (d_code(:,k)-1)*2^(num_bit-1-k); % bipolar codeing
% s = sprintf(' Calculating stage %d ...',k); disp(s);
end
d_code(:,num_bit-1) = quantize(a_res(:,num_bit-1),1,cmp_sigma(num_bit-1),scheme);
d_out = sum(d_code,2);
http://courses.ece.illinois.edu/ece483/ |
|
/2 
eetop公众号
创芯大讲堂
创芯人才网
发表于 2010-7-12 10:39:26
