|
发表于 2010-5-13 08:41:17
|
显示全部楼层
1# vensen
A low-jitter RF PLL frequency synthesizer with high-speed mixed-signal
down-scaling circuits
Tang Lu(唐路)
1; Ž, Wang Zhigong(王志功)
1, Xue Hong(薛红)
1, He Xiaohu(何小虎)
1,
Xu Yong(徐勇)
1; 2, and Sun Ling(孙玲)
3
(1 Institute of RF- & OE-ICs, Southeast University, Nanjing 210096, China)
(2 Institute of Sciences, PLA University of Science and Technology, Nanjing 211101, China)
(3 Jiangsu Key Laboratory of ASIC Design, Nantong University, Nantong 226019, China) |
|