在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
EETOP诚邀模拟IC相关培训讲师 创芯人才网--重磅上线啦!
查看: 5464|回复: 4

思科(Cisco)上海招聘ASIC/FPGA设计和验证工程师

[复制链接]
发表于 2006-9-2 10:17:05 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
各位有好的Specman/Vera的验证经验,或者verilog/systemverilog的设计经验, 请把英文简历发过来给我: jiyuan@cisco.com.  这是CISCO在中国第一次设立硬件研发中心, 机会绝好!  

声明:  本人为Cisco在美国员工,绝非猎头, 招聘经理即本人经理, 第一手信息. 谢绝应届毕业生, 抱歉

Cisco Service Provider Routing Technology Group Introduction

Cisco Systems, Inc. is the worldwide leader in networking for the Internet. Cisco Service Provider Routing Technology Group (SPRTG) provides worldwide service providers with Cisco's market leading routing and access products including the core, midrange, and access routers ranging from the Cisco CRS-1, 12000 Series to the 800 Series,  as well as Cable Solutions uBR10012 and uBR7246VXR Universal Broadband Routers.

Cisco Systems (China) Research & Development Co (CRDC)., located at Caohejing Hi-Tech Park, Shanghai, China,  is a world-class R&D facility to develop strategic, leading-edge, and market-driven products for all Cisco customer segments worldwide.

CRDC-SPRTG Group concentrates on Hardware Development for Cisco Routing Solutions.


Hardware ASIC/FPGA Engineers (10 openings)

Job Descriptions:

Participate in the design and verification of complex, and leading edge ASIC/FPGA used in high performance networking equipment. In particular, you will be involved in developing hardware for Cisco award-winning routing platforms.

Responsibilities include:

Implementation of complex ASICs and/or FPGAs. Take part in the architecture definition, implementation and verification phases. Detailed design specification and test plan development. Develop and implement block level RTL, perform synthesis and achieve timing closure. Standalone module, full chip and system level verification, formal verification and equivalence checking. Work with cross-functional teams (hardware, software, diagnostics, signal integrity group). Assist in complex subsystem level bring-up, integration, and unit test verification.

Skills Required:

Experience in high performance ASIC/FPGA design from start to finish.
Good understanding of ASIC/FPGA methodologies and tool flows.
Working knowledge using HDL languages and tools, scripting and programming languages (Perl, TCL, C and C++). Experience with directed-random verification using VCS, Vera, Specman or other code coverage tools. Excellent English written and verbal communications, team and people skills. Self motivated, ability to work independently with minimal supervision and provide a leadership role. Knowledge of Data Networking fundamentals, switches and routers desirable.

Educational Background:

Typically requires MSEE/CS combined with 1-4+ years of related experience, or BSEE/CS combined with 2-7+ yrs related experience.
发表于 2006-9-3 00:00:44 | 显示全部楼层
whether need hardware engineer?
发表于 2006-11-30 16:01:44 | 显示全部楼层
whether need The student of practice of hardware engineer?
发表于 2008-4-12 08:50:43 | 显示全部楼层
kankan ~~~~~~~~~~~~~~~
发表于 2008-9-1 16:30:59 | 显示全部楼层
good good
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条


小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-12-19 03:59 , Processed in 0.027318 second(s), 8 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表